The projected power consumption of a wireless clock distribution system and comparison to conventional distribution systems

Proceedings of the IEEE 1999 International Interconnect Technology Conference, IITC 1999

Volumn , Issue , 1999, Pages 248-250

  Floyd, Brian A ^a   Kenneth, K O ^a  

^a University of Florida   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CLOCKS; ELECTRIC CLOCKS; ELECTRIC POWER UTILIZATION; WIRELESS INTERCONNECTS;

CAPACITIVE LOADING; CLOCK DISTRIBUTION SYSTEM; CONVENTIONAL SYSTEMS; DISTRIBUTION SYSTEMS; GLOBAL CLOCKS; GLOBAL DISTRIBUTION SYSTEM; INTERCONNECT SYSTEMS; RECEIVED SIGNALS;

ELECTRIC LOSSES;

EID: 85039966484     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IITC.1999.787135     Document Type: Conference Paper

References (8)

1. B. A. Gieseke et al., "A 600-MHz Superscalar RISC Microprocessor with Out-Of-Order Execution," ISSCC Dig. Tech. Papers, Feb. 1997, pp. 176-177.
2. K. K. O, K. Kim, B. Floyd, and J. Mehta, "Inter and Intra-Chip Clock Signal Distribution Using Microwaves", IEEE International Workshop on Clock Distribution Networks, Atlanta, GA, Oct. 1997.
3. K. Kim and K. O, "Characteristics of integrated dipole antennas on bulk, SOI, and SOS substrates for wireless communication," Proc. of IITC, June 1998, pp. 21-23.
4. The National Technology Roadmap for Semiconductors, SIA, San Jose, California, 1997.
5. P. Restle and A. Deutsch, "Designing the Best Clock Distribution Network," Symp. VLSI Circuits Dig. Tech. Papers, June 1998, pp. 2-5.
6. C. Mead and L. Conway, Introduction to VLSI Systems, Reading, Mass,: Addison-Wesley, 1980, pp. 12-15.
7. C. Webb et al., "A 400-MHz S/390 Microprocessor," IEEE J. Solid-State Circuits, Vol. 32, No. 11, pp. 1665-1675, Nov. 1997.
8. Y.-C. Ho et al., "4- and 13-GHz tuned amplifiers implemented in a 0.1-μm CMOS technology on SOI, SOS, and bulk substrates," IEEE J. Solid-State Circuits, Vol. 33, No. 12, pp. 2066-2073, Dec. 1998.