Interconnect Noise Analysis and Optimization in Deep Submicron Technology

IEEE Circuits and Systems Magazine

Volumn 3, Issue 4, 2003, Pages 6-17

  Elgamel, Mohamed A ^b   Bayoumi, Magdy A ^a,b  

^a University of Louisiana at Lafayette   (United States)

^b Department of Computer Engineering ^*

Author keywords

[No Author keywords available]

Indexed keywords

COUPLING FREE ROUTING (CFR); DEEP SUBMICRON TECHNOLOGY; INTERCONNECT NOISE ANALYSIS;

ALGORITHMS; CROSSTALK; ENERGY EFFICIENCY; INDUCTANCE; INTEGER PROGRAMMING; INTERCONNECTION NETWORKS; LINEAR PROGRAMMING; OPTIMIZATION; PROBLEM SOLVING; PROCESS CONTROL; ROUTERS; SIGNAL ENCODING; SIGNAL PROCESSING; SPURIOUS SIGNAL NOISE;

OPTICAL INTERCONNECTS;

EID: 2342595782     PISSN: 1531636X     EISSN: None     Source Type: Journal    
DOI: 10.1109/MCAS.2003.1267064     Document Type: Article

References (49)

1. Available: http://www.synopsys.com/products/tlr/flexroute_wp.pdf.
2. Available: http://public.itrs.net/files/1999_SIA_Roadmap/Int.pdf.
3. A. Vital and M. Marek-Sadowska, "Crosstalk reduction for VLSI," IEEE Trans. Computer-Aided Design, vol. 16, Mar. 1997.
4. B.K. Liew, N.W. Cheung, and C. Hu, "Projecting interconnect electromigration lifetime for arbitrary current waveforms," IEEE Trans. Electron Devices, vol. 37, May 1990.
5. K. Banerjee, A. Amerasekera, N. Cheung, and C. Hu, "High-current failure model for VLSI interconnects under short-pulse stress conditions," IEEE Electron Device Lett., vol. 18, Sept. 1997.
6. K. Banerjee, A. Amerasekera, and C. Hu, "Characterization of VLSI circuit interconnect heating and failure under ESD conditions," in Proc. Int. Reliability Physics Symp., Dallas, TX, Apr.-May 1996.
7. P.K. Chatterjee, W.R. Hunter, A. Amerasekera, S. Aur, C. Duvvury, P.E. Nicollian, L.M. Yang, and P. Yang, "Trends for deep submicron VLSI and their implications for reliability," in Proc. Int. Reliability Physics Symp., Las Vegas, NV, Apr. 1995.
8. W.R. Hunter, "Self-consistent solutions for allowed interconnect current density - Part I: Implications for technology evolution," IEEE Trans. Electron Devices, vol. 44, Feb. 1997.
9. J. Cong, "An interconnect-centric design flow for nanometer technologies," in Proc. Int. Symp. VLSI Technology, Systems, and Applications, June 1999, pp. 54-57.
10. M.R. Stan and W.P. Burleson, "Bus-invert coding for low-power I/O," IEEE Trans. VLSI Syst., pp. 49-58, Mar. 1995.
11. L. Benini, A. Macii, E. Macii, M. Poncino, and R. Scarsi, "Synthesis of low-overhead interfaces for power-efficient communication over wide buses," in Proc. ACM/IEEE Design Automation Conf., 1999, pp. 128-133.
12. S. Ramprasad, N.R. Shanbhag, and I.N. Hajj, "Information-theoretic bounds on average signal transition activity," IEEE Trans. VLSI Syst., Sept. 1999.
13. R. Hegde and N.R. Shanbhag, "Energy-efficiency in presence of deep submicron noise," in Proc. IEEE/ACM Int. Conf. Computer Aided Design, 1998, pp. 228-234.
14. Y. Zhang, W. Ye, and M.J. Irwin, "An alternative architecture for on-chip global interconnect: Segmented bus power modeling," in Proc. Asilomar Conf. Signals, Systems, Computers, 1998, pp. 1062-1065.
15. W. Fornaciari, D. Sciuto, and C. Silvano, "Power estimation for architectural exploration of HW/SW communication on system-level buses," in Proc. M. Workshop Hardware/Software Codesign, 1999, pp. 152-156.
16. L.T. Pillage and R.A. Rohrer, "Asymptotic waveform evaluation for timing analysis," IEEE Trans. Computer-Aided Design, vol. 9, pp. 352-366, Apr. 1990.
17. C.C. Chang, J. Cong, D. Zhigang, and X. Yuan, "Interconnect-driven floorplanning with fast global wiring planning and optimization," in Proc. SRC Techcon Conf., Phoenix, AZ, Sept. 2000, pp. 21-23.
18. S.S. Sapatnekar, "A timing model incorporating the effect of crosstalk on delay and its application to optimal channel," IEEE Trans. Computer-Aided Design, vol. 19, May 2000.
19. J. Cong, J. Fang, and K.Y. Khoo, "DUNE - A multilayer gridless routing system," IEEE Trans. Computer-Aided Design, vol. 20, May 2001.
20. R. Kay and R.A. Rutenbar, "Wire packing-a strong formulation of crosstalk-aware chip-level track/layer assignment with an efficient integer programming solution," IEEE Trans. Computer-Aided Design, vol. 20, May 2001.
21. H. Zhou, D.F. Wong, I-Min Liu, and A. Aziz, "Simultaneous routing and buffer insertion with restrictions on buffer locations," IEEE Trans. Computer-Aided Design, vol. 19, July 2000.
22. A. Vittal, L.H. Chen, Malgorzata, M. Sadowska, K.-P. Wang, and S. Yang, "Crosstalk in VLSI interconnections," IEEE Trans. Computer-Aided Design, vol. 18, Dec. 1999.
23. D. Sylvester and K. Keutzer, "A global wiring paradigm for deep sub-micron design," IEEE Trans. Computer-Aided Design, vol. 19, Feb. 2000.
24. D. Sylvester and K. Keutzer, "Getting to the bottom of deep submicron," in Proc. ICCAD, 1998, pp. 203-211.
25. J. Cong and D.Z. Pan, "Interconnect delay estimation models for synthesis and design planning," in Proc. Asia South Pacific Design Automation Conf., Jan. 1999.
26. R. Kastner and M. Sarrafzadeh, "An exact algorithm for coupling-free routing," in Proc. Int. Symp. Physical Design (ISPD), Apr. 2001.
27. J.S. Yim and C.M. Kyung, "Reducing cross-coupling among interconnect wires in deep-submicron datapath design," in Proc. 36th Design Automation Conf. (DAC), New Orleans, LA, June 1999, pp. 485-490.
28. L. He and K.M. Lepak, "Simultaneous shield insertion and net ordering," in Proc. Int. Symp. Physical Design, San Diego, CA, Apr. 9-12, 2000.
29. J. Cong, L. He, and C.-K. Koh, "Global interconnect sizing and spacing with consideration of coupling capacitance," in Proc. ACM/IEEE Int. Conf. Computer-Aided Design, Nov. 1997.
30. J. Lillis, C.K. Cheng, and T.T.Y. Lin, "Simultaneous routing and buffer insertion for high performance interconnect," in Proc. 6th Great Lakes Symp. VLSI, 1996.
31. H.P. Tseng, L. Scheffer, and C. Sechen, "Timing and crosstalk driven area routing," in Proc. Design Automation Conf., 1998, pp. 378-381.
32. S. Sirichotiyakul, D. Blaauw, C. Oh, R. Levy, V. Zolotov, and J. Zuo, "Driver modeling and alignment for worst-case delay noise," in Proc. DAC 2001. Las Vegas, NV, June 18-22, 2001.
33. Available: http://developer.intel.com/technology/itj/q12001/articles/ art_5.htm.
34. T. Sakurai, "Closed-form expression for interconnect delay, coupling, and crosstalk in VLSIs," IEEE Trans. Electron Devices, vol. 40, pp. 118-124, Jan. 1993.
35. A.B. Kahng and S. Muddu, "An analytical delay model for RLC interconnects," IEEE Trans. Computer-Aided Design, vol. 16, pp. 1507-1514, Dec. 1997.
36. W. Jin, et al., "Experimental characterization and modeling of transmission line effects for high-speed VLSI circuits interconnects," IEICE Trans. Electron, vol. E83-C, pp. 728-735, May 2000.
37. M. Elgamel, T. Darwish, and M. Bayoumi, "Noise tolerant low power dynamic TSPCL D flip-flops," in Proc. IEEE Annu. Symp. VLSI (ISVLSI 2002), pp. 89-94.
38. J. Cong, D.Z. Pan, and P.V. Srinivas, "Improved crosstalk modeling for noise constrained interconnect optimization," in Proc. ACM/IEEE Int. Workshop Timing Issues Specification Synthesis Digital Syst., Dec. 2000, pp. 14-20.
39. A.B. Kahng, S. Muddu, and D. Vidhani, "Noise and delay uncertainty studies for coupled RC interconnects," in Proc. IEEE Int. ASIC/SOC Conf., Sept. 1999, pp. 3-8.
40. J.A. Davis and J.D. Meindl, "Compact distributed RLC interconnect models," IEEE Trans. Electron Devices, vol. 47, Nov. 2000.
41. M. Kuhlmann and S.S. Sapatnekar, "Exact and efficient crosstalk estimation," IEEE Trans. Computer-Aided Design, vol. 20, pp. 858-866, July 2001.
42. A. Kahng, S. Muddu, and D. Vidhani, "Noise model for multiple segmented RC interconnects," in Proc. 2001 Int. Symp. Quality Electronic Design, pp. 145-150.
43. M.R. Becer, D. Blaauw, V. Zolotov, R. Panda, and I.N. Hajj, "Analysis of noise avoidance techniques in DSM interconnects using a complete crosstalk noise model," in Proc. 2002 Design Automation Test Europe Conf. Exhibition (DATE'02), pp. 456-463.
44. Y.I. Ismail and E.G. Friedman, On-Chip Inductance in High Speed Integrated Circuits. Norwell, MA: Kluwer, 2001.
45. J. Cong and K.S. Leung, "Optimal wire sizing under the distributed elmore delay model," in Proc. Int. Conf. Computer Aided Design, 1993, pp. 634-639.
46. J. Cong, K.S. Leung, and D. Zhou, "Performance-driven interconnect design based on distributed RC model," in Proc. Design Automation Conf., 1993, pp. 606-611.
47. K. Chaudhary, A. Onozawa, and E.S. Kuh, "A spacing algorithm for performance enhancement and cross-talk reduction," in Dig. Tech. Papers IEEE/ACM Int. Conf. Computer-Aided Design, Nov. 1993, pp. 697-702.
48. K.M. Lepak, I. Luwandi, and L. He, "Simultaneous shield insertion and net ordering under explicit RLC noise constraint," in Proc. Design Automation Conf., 2001, pp. 199-202.
49. M.A. Elgamel, K.S. Tharmalingam, and M.A. Bayoumi, "Crosstalk noise analysis in ultra deep submicrometer technologies," in Proc. IEEE Computer Society Annu. Symp. VLSI (ISVLSI'2003), Tampa, FL, Feb. 20-21.