Crosstalk reduction for VLSI

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 16, Issue 3, 1997, Pages 290-298

  Vittal, Ashok ^a   Marek Sadowska, Malgorzata ^b  

^a HEWLETT PACKARD ENTERPRISE   (United States)

^b Santa Barbara   (United States)

Author keywords

Constraint driven routing; Coupled noise; Signal integrity

Indexed keywords

ALGORITHMS; CROSSTALK; SEMICONDUCTOR DEVICE MODELS; SWITCHING CIRCUITS;

CONSTRAINT DRIVEN ROUTING; COUPLED NOISE; HIGH SPEED ELECTRONIC SYSTEMS;

VLSI CIRCUITS;

EID: 0031099379     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/43.594834     Document Type: Article

References (22)

1. I. Catt, "Crosstalk (noise) in digital systems," IEEE Trans. Electron. Comput., vol. 16. no. 6, pp. 743-763, 1967.
2. H.H. Chen and E. S. Kuh, "Glitter: A gridless variable width channel router," IEEE Trans. Computer-Aided Design, vol. CAD-5, pp. 459-465, Apr. 1986.
3. U. Choudhury and A. Sangiovanni-Vincentelli, "Constraint-based channel routing for analog and mixed analog/digital circuits," IEEE Trans. Computer-Aided Design, vol. 12, pp. 497-510, Apr. 1990.
4. L. Gal, "On-chip crosstalk - the new signal integrity challenge," in Proc. Custom Integrated Circuits Conf., 1995, pp. 12.1.1-12.1.4.
5. T. Gao and C.L. Liu, "Minimum crosstalk channel routing," in Tech. Dig. Int. Conf. Computer-Aided Design, 1993, pp. 692-696.
6. "Minimum crosstalk switchbox routing," in Tech. Dig. Int. Conf. Computer-Aided Design, 1994, pp. 610-615.
7. P. Groenveld, "Wire ordering for detailed routing," IEEE Des. Test Comput., pp. 6-17, Dec. 1989.
8. G.A. Katopis, "Delta-I noise specification for a high-performance computing machine," Proc. IEEE, pp. 1405-1415, Sept. 1985.
9. D. Kirkpatrick, private communications, May 1995, June 1996.
10. D. Kirkpatrick and A. Sangiovanni-Vincentelli, "Techniques for crosstalk avoidance in the design of high-performance digital systems, " in Tech. Dig. Int. Conf. Computer-Aided Design, 1994, pp. 616-619.
11. P. Larsson and C. Svensson, "Noise in digital dynamic CMOS circuits," IEEE J. Solid-State Circuits, vol. 29, pp. 655-662, June 1994.
12. S.I. Long and S. E. Butner, Gallium Arsenide Digital IC Design. New York: McGraw-Hill, 1990, ch. 5.
13. M. Marek-Sadowska and M. Sarrafzadeh, "The crossing distribution problem," IEEE Trans. Computer-Aided Design, vol. 14, pp. 423-433, Apr. 1995.
14. G.L. Matthaei, J. C.-H. Shu, and S. I. Long, "Simplified calculation of wave coupling between lines in high-speed integrated circuits," IEEE Trans. Circuits Syst., vol. 37, pp. 1201-1208, Oct. 1990.
15. S. Mitra, S.K. Nag, R. A. Rutenbar, and L. R. Carley, "System-level routing of mixed-signal ASIC's in WREN," in Tech. Dig. Int. Conf. Computer-Aided Design, 1992, pp. 394-399.
16. A. Onozawa, K. Chaudhary, and E.S. Kuh, "Performance driven spacing algorithms using attractive and repulsive constraints for submicron LSI's," IEEE Trans. Computer-Aided Design, vol. 14, pp. 707-719, June 1995.
17. R.L. Rivest and C. M. Fiduccia, "A greedy channel router," in Proc. Des. Automat. Conf., 1982, pp. 418-424.
18. J. Rubinstein, P. Penfield, and M.A. Horowitz, "Signal delay in RC tree networks," IEEE Trans. Computer-Aided Design, vol. CAD-2, pp. 202-210, Mar. 1983.
19. T. Sakurai, "Closed form expressions for interconnection delay, coupling, and crosstalk in VLSI's," IEEE Trans. Electron Devices, vol. 40, pp. 118-123, 1993.
20. D. Theune, R. Thiele, W. John, and T. Lengauer, "Robust methods for EMC-driven routing," IEEE Trans. Computer-Aided Design, vol. 13, pp. 1366-1378, Nov. 1994.
21. R.R. Tummala and E. J. Rymaszewski, Microelectronics Packaging Handbook. New York: Van Nostrand, 1989.
22. A. Vittal and M. Marek-Sadowska, "Power distribution synthesis for VLSI," VLSI Des., to be published.