Crosstalk noise analysis in ultra deep submicrometer technologies

Proceedings of IEEE Computer Society Annual Symposium on VLSI, ISVLSI

Volumn 2003-January, Issue , 2003, Pages 189-192

  Elgamel, Mohamed A ^a   Tharmalingam, Kannan S ^a   Bayoumi, Magdy A ^a  

^a University of Louisiana at Lafayette   (United States)

Author keywords

Analytical models; Circuit noise; Circuit optimization; Circuit simulation; Circuit synthesis; Crosstalk; Delay; Driver circuits; Integrated circuit interconnections; Wires

Indexed keywords

ANALYTICAL MODELS; CIRCUIT SIMULATION; CROSSTALK; DELAY CIRCUITS; INTEGRATED CIRCUIT INTERCONNECTS; INTEGRATED CIRCUIT MANUFACTURE; VLSI CIRCUITS; WIRE;

CIRCUIT NOISE; CIRCUIT OPTIMIZATION; CIRCUIT SYNTHESIS; DELAY; DRIVER CIRCUIT; INTEGRATED CIRCUIT INTERCONNECTIONS;

ELECTRIC NETWORK ANALYSIS;

EID: 38649095372     PISSN: 21593469     EISSN: 21593477     Source Type: Conference Proceeding    
DOI: 10.1109/ISVLSI.2003.1183461     Document Type: Conference Paper

References (14)

1. A. P. Chandrakasan et al., "Design of Portable Systems," in IEEE Custom Integrated Circuit Conference, 1994, pp. 259-266.
2. A. R. Conn, R. A. Haring, C. Visweswariah, "Noise Consideration in Circuit Optimization," in ICCAD98, 1998.
3. The international technology roadmap for semiconductors, http://public.itrs.net/files/1999-SIA-Roadmap/Int.pdf.
4. K. Soumyanath, S. Borkar, C.Zhou, and B.A. Boechel, "Accurate On-chip Interconnect Evaluation: A time-domain Technique," IEEE J. Solid-State Circuits, vol. 34, no. 5, pp. 623-631, May 1999.
5. T. Sakurai, "Closed-form Expression for Interconnect Delay, Coupling, and Crosstalk in VLSI's," IEEE Trans. Electron devices, vol. 40, no. 1, pp. 118-124, Jan. 1993.
6. A. B. Kahng and S. Muddu, " An Analytical Delay Model for RLC Interconnects," IEEE Trans. On Computer-Aided-Design Integrated Circuits and Systems, vol. 16, no.12, pp. 1507-1514, December 1997.
7. Woojin Jin et al., "Experimental Characterization and Modeling of Transmission Line Effects for High-Speed VLSI Circuits Interconnects," IEICE Trans. Electron, Vol. E83-c, No. 5, pp. 728-735, May 2000.
8. HSPICE 2000.4 release document.
9. TEM waves at http://www.tpup.com/neets/book10
10. M. Kuhlmann and S. S. Sapatnekar, "Exact and Efficient Crosstalk Estimation," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 20, no. 7, pp. 858-866, July 2001.
11. J. Cong, D. Z. Pan, and P. V. Srinivas, "Improved Crosstalk Modeling for Noise Constrained Interconnect Optimization," in proc. ACM/IEEE International Workshop on Timing Issues in the Specification and Synthesis of Digital Systems, pp. 14-20, Dec. 2000.
12. Lauren Hui Chen, Malgorzata Marek-Sadowska, "Closed-Form Crosstalk Noise Metrics for Physical Design Applications," in proc. The 2002 Design, Automation and Test in Europe Conference and Exhibition (DATE'02), pp. 1-8, March 2002.
13. Mohamed Elgamel, Stacy Crochet, Magdy Bayoumi, "SOC Interconnect in Deep Submicron," 45th IEEE MWSCAS, August 2002.
14. Mohamed Elgamel, Tarek Darwish, Magdy Bayoumi, "Noise Tolerant Low Power Dynamic TSPCL D Flip-Flops," IEEE annual symposium on VLSI, ISVLSI 2002, pp. 89-94, 2002.