Compact distributed rlc interconnect models-part II: Coupled line transient expressions and peak crosstalk in multilevel networks

IEEE Transactions on Electron Devices

Volumn 47, Issue 11, 2000, Pages 2078-2087

  Davis, Jeffrey A ^a   Meindl, James D ^a  

^a GEORGIA INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

Crosstalk; Inductance; Interconnections; Time domain analysis; Transmission line theory

Indexed keywords

DISTRIBUTED INTERCONNECT; MULTILEVEL NETWORKS; TRANSIENT RESPONSE;

CAPACITANCE; COUPLED CIRCUITS; CROSSTALK; DISTRIBUTED PARAMETER NETWORKS; ELECTRIC CURRENT DISTRIBUTION; ELECTRIC POTENTIAL; ELECTRIC RESISTANCE; INDUCTANCE; MATHEMATICAL MODELS; TIME DOMAIN ANALYSIS; TRANSIENTS; TRANSMISSION LINE THEORY;

INTERCONNECTION NETWORKS;

EID: 0034315408     PISSN: 00189383     EISSN: None     Source Type: Journal    
DOI: 10.1109/16.877169     Document Type: Article

References (7)

1. K. Lee, "On-chip interconnects-Giga hertz and beyond," in P roc. Int. Interconnect Technology Conf., 1998, pp. 15-17.
2. T. Sakurai, "Closed-form expressions for interconnect delay, coupling, and crosstalk in VLSIs," IEEE Trans. Electron Devices, vol. 40, pp. 118-124, Jan. 1993.
3. J. A. Davis and J. D. Meindl, "Compact distributed RLC models-part I: Single line transient, time delay, and overshoot expressions," IEEE Trans. Electron Devices, vol. 47, pp. 2068-2077, Nov. 2000.
4. J. H. Chern et al., "Multilevel metal capacitance models for CAD design synthesis systems," IEEE Electron Device Lett., vol. 13, pp. 32-34, Jan. 1992.
5. C. R. Paul, Analysis of Multi-conductor Transmission Lines. New York: Wiley, 1994.
6. Semiconduct. Ind. Assoc., "The National Technology Roadmap for Semiconductors,", San Jose, CA, 1997.
7. H. B. Bakoglu, Circuits, Interconnections, and Packaging for VLSI. Reading, MA: Addison-Wesley, 1990.