Application-dependent diagnosis of FPGAs

Proceedings - International Test Conference

Volumn , Issue , 2004, Pages 645-654

  Tahoori, Mehdi Baradaran ^a  

^a NORTHEASTERN UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

LOCAL DIAGNOSIS; LOGIC FUNCTIONS; LOGIC RESOURCES; ROUTING RESOURCES; SYSTEM OPERATIONS;

APPLICATION SPECIFIC INTEGRATED CIRCUITS; ELECTRIC FAULT CURRENTS; FAULT TOLERANT COMPUTER SYSTEMS; INTERCONNECTION NETWORKS; LOGIC DESIGN; LOGIC GATES; MULTIPLEXING; PROGRAMMABLE LOGIC CONTROLLERS;

FIELD PROGRAMMABLE GATE ARRAYS;

EID: 18144415112     PISSN: 10893539     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (40)

1. [Abramovici 00] M. Abramovici, C. Stroud, BIST-Based Detection and Diagnosis of Multiple Faults in FPGAs, Proc. Int'l Test Conf., 2000.
2. [Collier 99] C.P.Collier, E.W.Wong, M.Belohradsky, F.M.Raymo, J.F.Stoddart, P.J.Kuekes, R.S.Williams, J.R.Heath, Electronically Configurable Molecular-Based Logic Gates, Science, vol 285, pp. 391-394, 1999.
3. [Das 99] D. Das, N. A. Touba, A Low Cost Approach for Detecting, Locating, and Avoiding Interconnect Faults in FPGA-Based Reconfigurable Systems, Proc. of Int'l Conf. On VLSI Design, 1999.
4. [Dehon 03] A. DeHon, Array-Based Architecture for FET-Based, Nanoscale Electronics, IEEE Trans. on Nanotechnology, Volume 2, Number 1, Pages 23-32, Mar 2003.
5. [Doumar 03], A. Doumar, H. Ito, Detecting, Diagnosing, and Tolerating Faults in SRAM-based Field Programmable Gate Arrays, A Survey, IEEE Trans. On VLSI Systems, vol. 11, Issue 3, pp. 386-405, 2003.
6. [Doumar 99], A. Doumar, H. Ito, Testing the logic cells and interconnect resources for FPGAs, Proc. Asian Test Conf., pp. 369-374, 1999.
7. [Ferguson 88] F.J. Ferguson, J.P. Shen, A CMOS fault extractor for inductive fault analysis, IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, Vol. 7 Issue: 11, pp. 1181-1194, Nov, 1988.
8. [Goel 82] P. Goel, and M. T. McMahon, Electronic Chip-in Place Test, Proc. of Int'l Test Conf., pp. 83-90, 1982.
9. [Goldstein 02] S.C. Goldstein,D.Rosewater, Digital Logic Using Molecular Electronics, Proc. IEEE Int'l Solid-State Circuits Conf., 2002.
10. [Harris 00a] I. G. Harris, R. Tessier, Interconnect Testing in Cluster-Based FGPA Architectures, Proc. DAC, pp. 49-54, 2000.
11. [Harris 00b] I. G. Harris, R. Tessier, Diagnosis of Interconnect Faults in Cluster-Based FGPA Architectures, Proc. ICCAD, pp. 472-475, 2000.
12. [Huang 01] Huang, W.-J., and E.J. McCluskey, Column-Based Precompiled Configuration Techniques for FPGA Fault Tolerance, Proc. of IEEE Symp. on Field-Programmable Custom Computing Machines, 2001
13. [Huang 98] W. K. Huang, F.J. Meyer, X. T. Chen, F. Lombardi, Testing configurable LUT-based FPGAs, IEEE Trans. On Very Large Scale Integration Systems, Vol. 6, pp. 276-283, 1998.
14. [Huang 96] W. K. Huang, X. T. Chen, F. Lombardi, On the Diagnosis of programmable Interconnect Systems: Theory and Application, Proc. of VLSI Test Symp., pp. 204-209, 1996.
15. [Inoue 98] T. Inoue, S. Miyazaki and H. Fujiwara, ''Universal Fault Diagnosis for Lookup Table FPGAs, IEEE Design and Test of Computers, pp. 39-44, January-March, 1998.
16. [Jarwala 89] H. Jarwala, and C. W. Yau, A New Framework for Analyzing Test Generation and Diagnosis Algorithms for Wiring Networks, Proc. of Int'l Test Conf, pp. 63-70, 1989.
17. [Liu 95] T. Liu, F. Lombardi, and J. Salinas, Diagnosis of Interconnects and FPICs Using a Structured Walking-1 Approach, Proc. VLSI Test Symp., 1995, pp. 256-261.
18. [Lombardi 96] Lombardi, F., D. Ashen, X. Chen, and W.K. Huang, Diagnosing Programmable Interconnect Systems for FPGAs, Proc. Int'l Symp. on FPGAs, pp. 100-106, 1996.
19. [Kautz 74] W. H. Kautz, Testing for Faults in Wiring Networks, IEEE Trans. On Computers, vol. C-23, No. 4, pp. 358-363, 1974.
20. [Michinishi 96] H. Michinishi, T. Yokohira, T. Okamoto, A Test Methodology for Interconnect Structures of LUT-Based FPGAs, Proc. of Asian Test Symp., pp. 68-74, 1996.
21. [Mitra 98] S. Mitra, P.P. Shirvani, and E.J. McCluskey, Fault Location in FPGA-Based Reconfigurable Systems, Proc. IEEE Intl. High Level Design Validation and Test Workshop, 1998.
22. [Quddus 99] W. Quddus, A. Jas, N. A. Touba, Configuration Self-Test in FPGA-Based Reconfigurable Systems, Proc. ISCAS'99, pp. 97-100, 1999.
23. [Renovell 01] M. Renovell, P. Faure, J.M. Portal, J. Figueras, Y. Zorian, IS-FPGA: A New Symmetric FPGA Architecture with Implicit SCAN, Proc. IEEE Int'l Test Conf., pp. 924-931, 2001.
24. [Renovell 00] M. Renovell, Y. Zorian, Different Experiments in Test Generation for XILINX FPGAs, Proc. of Int'l Test Conf., 2000.
25. [Saluja 83] Saluja, K.K., and M. Karpovsky, Testing Computer Hardware through Data Compression in Space and Time, Proc. Int'l. Test Conf., pp. 83-89, 1983.
26. [Shi 95] W. Shi, W. Kent Fuchs, Optimal Interconnect Diagnosis of Wiring Networks, IEEE Trans. On VLSI, Vol. 3, no. 3, pp. 430-436, 1995.
27. [Stroud 98] C. Stroud, S. Wijesuriya, C. Hamilton, M. Abramovici, Built-in self-test of FPGA interconnect, Proc. Int'l Test Conf., pp. 404-411, 1998.
28. [Stroud 97] C. Stroud, E. Lee, and M. Abramovici, BIST Based Diagnostics of FPGA Logic Blocks, Proc. Int'l Test Conf, pp. 539-547, 1997.
29. [Stroud 96] C. Stroud, S. Konala, C. Ping, M. Abramovici, Built-in self-test of logic blocks in FPGAs (Finally, a free lunch: BIST without overhead!), Proc. of VLSI Test Symp., pp. 387-392, 1996.
30. [Sun 00] X. Sun, J. Xu, B. Chan, P. Trouborst, Novel Technique for Built-in-Self Test of FPGA Interconnects, Proc. of Int'l Test Conf., 2000.
31. [Tahoori 04] M. B. Tahoori, E. J. McCluskey, M. Renovell, P. Faure, A Multi-Configuration Strategy for an Application Dependent Testing of FPGAs, proc. VLSI Test Symp., 2004
32. [Tahoori 03a] M. B. Tahoori, S. Mitra, Automatic Test Configuration Generation for FPGA Interconnect Testing, Proc. IEEE VLSI Test Symposium, 2003.
33. [Tahoori 03b] M. B. Tahoori, Using Satisfiability in Application Dependent Testing of FPGA Interconnects, Proc. Design Automation Conference, pp. 678-681, 2003.
34. [Tahoori 03c] M. B. Tahoori, Application Dependent Testing of FPGA Interconnects, Proc. Defect and Fault Tolerance of VLSI, 2003.
35. [Tahoori 02] M. B. Tahoori, Diagnosis of Open Defects in FPGA Interconnects, Proc. IEEE Int'l Conf. on Field-Programmable Technology, pp. 328-331, 2002.
36. [Wagner 87] P. T. Wagner, Interconnect Testing with Boundary Scan, Proc. Int'l Test Conf., pp. 52-57, 1987.
37. [Wang 97] S. J. Wang, et al., Test and diagnosis of faulty logic blocks in FPGAs, Proc. ICCAD, pp. 722-727, 1997.
38. [Xilinx 03] The Programmable Logic Data Book 2003, Xilinx Inc., 2003.
39. [Xilinx EasyPath] Xilinx easypath solutions, 2003.
40. [Yinlei 98] Y. Yinlei, J. Xu, W. K. Huang, F. Lombardi, A Diagnosis Method for Interconnects in SRAM Based FPGAs, Proc. Asian Test Symp., pp. 278-282, 1998.