Interconnect-aware low-power high-level synthesis

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 24, Issue 3, 2005, Pages 336-351

  Zhong, Lin ^a   Jha, Niraj K ^a  

^a Princeton University   (United States)

Author keywords

High level synthesis; Interconnect; Low power

Indexed keywords

BUFFER CIRCUITS; CAPACITANCE; DATA TRANSFER; ENERGY DISSIPATION; INTERCONNECTION NETWORKS; MATHEMATICAL MODELS; MICROPROCESSOR CHIPS; SWITCHING CIRCUITS; SWITCHING FUNCTIONS; VLSI CIRCUITS;

CONTROL-DATA FLOW GRAPHS (CDFG); HIGH-LEVEL SYNTHESIS; INTERCONNECTS; LOW POWER;

OPTICAL INTERCONNECTS;

EID: 15244353939     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCAD.2004.842820     Document Type: Article

References (68)

1. A. Raghunathan, N. K. Jha, and S. Dey, High-Level Power Analysis and Optimization. Norwell, MA: Kluwer, 1998.
2. R. Mehra, L. M. Guerra, and J. M. Rabaey, "Low-power architectural synthesis and the impact of exploiting locality," J. VLSI Signal Process., vol. 13, no. 8, pp. 877-88, 1996.
3. L. Goodby, A. Orailoglu, and P. M. Chau, "Microarchitecture synthesis of performance-constrained, low power VLSI designs," in Proc. Int. Conf. Comput. Design, Oct. 1994, pp. 323-326.
4. A. Dasgupta and R. Karri, "Simultaneous scheduling and binding for power minimization during microarchitecture synthesis," in Proc. Int. Symp. Low Power Design, Apr. 1994, pp. 255-270.
5. J. M. Chang and M. Pedram, "Register allocation and binding for low power," in Proc. Design Automation Conf., Jun. 1995, pp. 29-35.
6. N. Kumar, S. Katkoori, L. Grader, and R. Vemuri, "Profile-driven behavioral synthesis for low power VLSI systems," IEEE Design Test Comput., vol. 12, no. 3, pp. 70-84, Sep. 1995.
7. A. P. Chandrakasan, M. Potkonjak, R. Mehra, J. Rabaey, and R. Brodersen, "Optimizing power using transformations," IEEE Trans. Computer-Aided Design Integr. Circuits Syst., vol. 14, no. 1, pp. 12-51, Jan. 1995.
8. R. S. Martin and J. P. Knight, "Power profiler: Optimizing ASIC' s power consumption at the behavioral level," in Proc. Design Automation Conf., Jun. 1995, pp. 42-47.
9. M. Johnson and K. Roy, "Optimal selection of supply voltages and level conversion during datapath scheduling under resource constraints," in Proc. Int. Conf. Comput. Design, Oct. 1996, pp. 72-77.
10. A. Raghunathan and N. K. Jha, "SCALP: An iterative-improvement-based low power data path synthesis system," IEEE Trans. Computer-Aided Design Integr. Circuits Syst., vol. 16, no. 11, pp. 1260-1277, Nov. 1997.
11. K. S. Khouri, G. Lakshminarayana, and N. K. Jha, "High-level synthesis of low power control-flow intensive circuits," IEEE Trans. Computer-Aided Design Integr. Circuits Syst., vol. 18, no. 12, pp. 1715-1729, Dec. 1999.
12. D. Liu and C. Svensson, "Power consumption estimation in CMOS VLSI chips," IEEE J. Solid-State Circuits, vol. 29, no. 6, pp. 663-670, Jun. 1994.
13. J. Cong, "A interconnect-centric design flow for nanometer technologies," Proc. IEEE, vol. 89, no. 4, pp. 505-528, Apr. 2001.
14. D. D. Gajski, N. D. Dutt, A. Wu, and S. T. Lin, High-level Synthesis: Introduction to Chip Design. Norwell, MA: Kluwer, 1992.
15. P. G. Paulin and J. P. Knight, "Scheduling and binding algorithms for high-level synthesis," in Proc. Design Automation Conf., Jun. 1989, pp. 1-6.
16. C. A. Papachristou and H. Konuk, "A linear program driven scheduling and allocation method followed by an interconnect optimization algorithm," in Proc. Design Automation Conf., Jun. 1990, pp. 77-83.
17. T. A. Ly, W. L. Elwood, and E. F. Girczyc, "A generalized interconnect model for data path synthesis," in Proc. Design Automation Conf., Jun. 1990, pp. 168-173.
18. E. D. Lagnese and D. E. Thomas, "Architectural partition for system level synthesis of integrated circuits," IEEE Trans. Computer-Aided Design Integr. Circuits Syst., vol. 10, no. 7, pp. 847-860, Jul. 1991.
19. C. Monahan and F. Brewer, "Communication driven interconnection synthesis," presented at the 6th Int. Workshop High-Level Synthesis, 1992.
20. C. Jego, E. Casseau, and E. Martin, "Interconnect cost control during high-level synthesis," in Proc. Design Circuits Integr. Syst. Conf., Nov. 2000, pp. 507-512.
21. S. Tarafdar and M. Leeser, "The DT-model: High-level synthesis using data transfers," in Proc. Design Automation Conf., Jun. 1998, pp. 114-117.
22. M. R. Stan and W. P. Burleson, "Low-power encoding for global communication in CMOS VLSI," IEEE Trans. VLSI Syst., vol. 5, no. 4, pp. 49-58, Dec. 1997.
23. S. Ramprasad, N. R. Shanbhag, and I. N. Hajj, "A coding framework for low-power address and data busses," IEEE Trans. VLSI Syst., vol. 7, no. 2, pp. 212-221, Jun. 1999.
24. P. P. Sotiriadis and A. Chandrakasan, "Low power bus coding techniques considering inter-wire capacitances," in Proc. Custom Integr. Circuits Conf., May 2000, pp. 507-510.
25. S. Hong and T. Kim, "Bus optimization for low-power data path synthesis based on network flow method," in Proc. Int. Conf. Computer-Aided Design, Nov. 2000, pp. 312-317.
26. M. C. McFarland and T. J. Kowalski, "Incorporating bottom-up design into hardware synthesis," IEEE Trans. Computer-Aided Design Integr. Circuits Syst., vol. 9, no. 9, pp. 938-950, Sep. 1990.
27. D. W. Knapp, "Fasolt: A program for feedback-driven data-path optimization," IEEE Trans. Computer-Aided Design Integr. Circuits Syst., vol. 11, no. 6, pp. 677-695, Jun. 1992.
28. J.-P. Weng and A. C. Parker, "3D scheduling: High-level synthesis with floorplanning," in Proc. Design Automation Conf., Jun. 1992, pp. 668-673.
29. C. Ramachandran and F. J. Kurdahi, "Combined topological and functionality based delay estimation using a layout-driven approach for high level applications," IEEE Trans. Computer-Aided Design Integr. Circuits Syst., vol. 13, no. 12, pp. 1450-1460, Dec. 1994.
30. Y.-M. Fang and D. F. Wong, "Simultaneous functional-unit binding and floorplanning," in Proc. Int. Conf. Computer-Aided Design, Nov. 1994, pp. 317-321.
31. V. G. Moshnyaga and K. Tamaru, "A floorplan based methodology for data-path synthesis of sub-micron ASICs," IEICE Trans. Inform. Syst., vol. E79-D, no. 10, pp. 1389-1395, 1996.
32. M. Xu and F. J. Kurdahi, "Layout-driven RTL binding techniques for high-level synthesis using accurate estimators," ACM Trans. Design Automation Electron. Syst., vol. 2, no. 4, pp. 312-343, 1997.
33. P. Prabhakaran and P. Banerjee, "Simultaneous scheduling, binding and floorplanning in high-level synthesis," in Proc. Int. Conf. VLSI Design, Jan. 1998, pp. 428-434.
34. K. Choi and S. P. Levitan, "A flexible datapath allocation method for architectural synthesis," ACM Trans. Design Automation Electron. Syst., vol. 4, no. 4, pp. 376-404, 1999.
35. W. E. Dougherty and D. E. Thomas, "Unifying behavioral synthesis and physical design," in Proc. Design Automation Conf., Jun. 2000, pp. 756-761.
36. E. Mussoll and J. Cortadella, "High-level synthesis techniques for reducing the activity of functional units," in Proc. Int. Symp. Low-Power Design, Apr. 1995, pp. 99-104.
37. S. Dey, A. Raghunathan, N. K. Jha, and K. Wakabayashi, "Controller-based power management for control-flow intensive designs," IEEE Trans. Computer-Aided Design Integr. Circuits Syst., vol. 18, no. 10, pp. 1496-1508, Oct. 1999.
38. G. Lakshminarayana, A. Raghunathan, N. K. Jha, and S. Dey, "Power management in high-level synthesis," IEEE Trans. VLSI Syst., vol. 7, no. 1, pp. 7-15, Mar. 1999.
39. L. Zhong, J. Luo, Y. Fei, and N. K. Jha, "Register binding based power management for high-level synthesis of control-flow intensive behaviors," in P roc. Int. Conf. Comput. Design, Sep. 2002, pp. 391-394.
40. Independent JPEG Group [Online]. Available: http://www.ijg.org.
41. K. R. Rao and P. Yip, Discrete Cosine Transform. London, UK: Academic, 1990.
42. NCSU CBL High-Level Synthesis Benchmark Suite [Online]. Available: http://www.cbl.ncsu.edu/benchmarks/
43. S.-Y. Rung, VLSI Array Processors. Englewood Cliffs, NJ: PrenticeHall, 1987.
44. J. Cong and Z. Pan, "Interconnect performance estimation models for design planning," IEEE Trans. Computer-Aided Design Integr. Circuits Syst., vol. 20, no. 6, pp. 739-752, Jun. 2001.
45. NEC Cell-Based ASIC CB-11 (2000). [Online]. Available: http://www.necel.com/ASIC/
46. A. Raghunathan, private communication, Feb. 2002.
47. J. M. Rabaey, Digital Integrated Circuits: A Design Perspective. Englewood Cliffs, NJ: Prentice-Hall, 1996.
48. T. Uchino and J. Cong, "An interconnect energy model considering coupling effects," IEEE Trans. Computer-Aided Design Integr. Circuits Syst., vol. 21, no. 7, pp. 763-776, Jul. 2002.
49. C. N. Taylor, S. Dey, and Y. Zhao, "Modeling and minimization of interconnect energy dissipation in nanometer technologies," in Proc. Design Automation Conf., Jun. 2001, pp. 754-757.
50. P. P. Sotitriadis and A. Chandrakasan, "A bus energy model for deep submicron technology," IEEE Trans. VLSI Syst., vol. 10, no. 3, pp. 341-350, Jun. 2002.
51. P. Heydari and M. Pedram, "Interconnect energy dissipation modeling in high-speed ULSI circuits," in Proc. Asia South Pacific Design Automation Conf., Jan. 2002, pp. 132-137.
52. P. Gupta, L. Zhong, and N. K. Jha, "A high-level interconnect power model for design space exploration," in Proc. Int. Conf. Computer-Aided Design, Nov. 2003, pp. 551-558.
53. N. Sherwani, Algorithms for VLSI Physical Design Automation, 2nd ed. Norwell, MA: Kluwer, 1995.
54. C. M. Fiduccia and R. M. Mattheyses, "A linear-time heuristic for improving network partition," in Proc. Design Automation Conf., Jun. 1982, pp. 173-181.
55. H. B. Bakoglu, Circuits, Interconnections, and Packaging for VLSI. Reading, MA: Addison-Wesley, 1990.
56. P. Christie, "A fractal analysis of interconnection complexity," Proc. IEEE, vol. 81, no. 10, pp. 1492-1499, Oct. 1993.
57. D. Sylvester and K. Keutzer, "System-level performance modeling with BACPAC - Berkeley advanced chip performance calculator," in Proc. Workshop System-Level Interconnect Prediction, Apr. 1999, pp. 109-114.
58. J. A. Davis, V. K. De, and J. D. Meindl, "A stochastic wire-length distribution for gigascale integration (GSI)-Pan I: Derivation and validation," IEEE Trans. Electron Devices, vol. 45, no. 3, pp. 580-589, Mar. 1998.
59. _, "A stochastic wire-length distribution for gigascale integration (GSI)-Part II: Application to clock frequency, power dissipation, and chip size estimation," IEEE Trans. Eletron. Devices, vol. 45, no. 3, pp. 590-597, Mar. 1998.
60. P. Kapur, G. Chandra, and K. C. Saraswat, "Power estimation in global interconnects and its reduction using a novel repeater optimization methodology," in Proc. Design Automation Conf., Jun. 2002, pp. 461-466.
61. B. S. Cherkauer and E. G. Friedman, "A unified design methodology for CMOS tapered buffers," IEEE Trans. VLSI Syst., vol. 3, no. 1, pp. 99-111, Mar. 1995.
62. V. P. Roychowdhury, S. K. Rao, L. Thiele, and T. Kailath, "On the localization of algorithms for VLSI processor arrays," in Proc. VLSI Signal Process., III, 1988, pp. 459-470.
63. M. Munch, B. Wurth, R. Mehra, J. Sprach, and N. Wenn, "Automating RT-level operand isolation to minimize power consumption in datapaths," in Proc. Design, Automation Testing Eur., Mar. 2000, pp. 624-631.
64. C.-T. Hsieh and M. Pedram, "Architectural energy optimization by bus splitting," IEEE Trans. Computer-Aided Design Integr. Circuits Syst., vol. 21, no. 4, pp. 408-414, Apr. 2002.
65. National Technology Roadmapfor Semiconductors, Semiconductor Industry Association, 1997.
66. Virginia Tech. VLSI for Telecommunications Group: Standard Cell Library [Online]. Available: http://www.ee.vt.edu/~ha/cell_library/distribution.html
67. H. C. Lin and L. W. Linholm, "An optimized output stage for MOS integrated circuits," IEEE J. Solid-State Circuits, vol. SC-10, no. 1, pp. 106-109, Apr. 1975.
68. J.-S. Choi and K. Lee, "Design of CMOS tapered buffer for minimum power-delay product," IEEE J. Solid-State Circuits, vol. 29, no. 3, pp. 1142-1145, Sep. 1994.