Register binding based power management for high-level synthesis of control-flow intensive behaviors

Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors

Volumn , Issue , 2002, Pages 391-394

  Zhong, Lin ^a   Luo, Jiong ^a   Fei, Yunsi ^a   Jha, Niraj K ^a  

^a Princeton University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ADDERS; ALGORITHMS; COMPARATOR CIRCUITS; DIGITAL CIRCUITS; ELECTRIC POWER SUPPLIES TO APPARATUS; GRAPH THEORY; OPTIMIZATION;

CONTROL-FLOW INTENSIVE BEHAVIORS; PERFECTLY POWER MANAGED; REGISTER TRANSFER LEVEL;

LOGIC DESIGN;

EID: 0036396993     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (16)

1. A. Raghunathan, N. K. Jha, and S. Dey, High-level Power Analysis and Optimization, Kluwer Academic Publishers, 1998.
2. A. P. Chandrakasan, M. Potkonjak, R. Mehra, J. Rabaey and R. Brodersen, "Optimizing power using transformations," IEEE Trans. Computer-Aided Design, vol. 14, pp. 12-51, Jan. 1995.
3. R. S. Martin and J. P. Knight, "Power profiler: Optimizing ASICs power consumption at the behavioral level," in Proc. Design Automation Conf., pp. 42-47, June 1995.
4. A. Raghunathan and N. K. Jha, "SCALP: An iterative improvement based low-power data path synthesis algorithm," IEEE Trans. Computer-Aided Design, vol. 16, no. 11, pp. 1260-1277, Nov. 1997.
5. K. S. Khouri, G. Lakshminaryana and N. K. Jha, "High-level synthesis of low power control-flow intensive circuits," IEEE Trans. Computer-Aided Design, vol. 18, no. 12, pp. 1715-1729, Dec. 1999.
6. M. Alidina, J. Monteiro, S. Devadas, A. Ghosh, and M. Papaefthymiou, "Precomputation-based sequential logic optimization for low power," IEEE Trans. VLSI Systems, vol. 2, pp. 426-436, Dec. 1994.
7. C. Papachristou, M. Spining, and M. Nourani, "An effective power management scheme for rTL design based on multiple clocks," in Proc. Design Automation Conf., pp. 337-342, June 1996.
8. E. Mussoll and J. Cortadella, "High-level synthesis techniques for reducing the activity of functional unit," in Proc. Int. Symp. Low Power Design, pp. 99-104, Apr. 1995.
9. S. Dey, A. Raghunathan, N. K. Jha, and K. Wakabayashi, "Controller-based power management for control-flow intensive designs," IEEE Trans. Computer-Aided Design, vol. 18, no. 10, pp. 1496-1508, Oct. 1999.
10. G. Lakshminarayana, A. Raghunanthan, N. K. Jha, and S. Dey, "Power management in high level synthesis," IEEE Trans. VLSI Systems, vol. 7, no. 1, pp. 7-15, Mar. 1999.
11. G. Lakshminarayana, A. Raghunanthan, N. K. Jha, and S. Dey, "Transforming control-flow intensive designs to facilitate power management," in Proc. Int. Conf. Computer-Aided Design, pp. 657-664, Nov. 1998.
12. V. P. Nelson et al., Digital Logic Circuit Analysis and Design, Prentice-Hall, 1995.
13. A. W. Appel, Modern Compiler Implementation in ML, Cambridge University Press, 1998.
14. K. R. Rao and P. Yip, Discrete Cosine Transform, Academic Press, 1990.
15. http://www.cbl.ncsu.edu/benchmarks/
16. http://www.ee.princeton.edu/~lzhong/publications/conloop.vhd