Automating RT-level operand isolation to minimize power consumption in datapaths

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2000, Pages 624-631

  Munch M ^a   Wurth, B ^b   Mehra, R ^c   Sproch, J ^c   Wehn, N ^a  

^a Rheinland Pfälzische Technische Universität Kaiserslautern Landau   (Germany)

^b INFINEON TECHNOLOGIES AG   (Germany)

^c SYNOPSYS INC   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CIRCUIT OPERATION; DATA PATHS; DOWNSTREAM CIRCUITS; POWER OVERHEAD; POWER REDUCTIONS; POWER SAVINGS; REDUNDANT COMPUTATION; SWITCHING ACTIVITIES;

EXHIBITIONS; ITERATIVE METHODS;

DESIGN;

EID: 84893660332     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2000.840850     Document Type: Conference Paper

References (9)

1. M. Abramovici, M. A. Breuer, and A. D. Friedman. Digital Systems Testing and Testable Design. IEEE Press, 1990.
2. A. P. Chandrakasan and R.W. Brodersen. Low Power Digital CMOS Design. Kluwer Academic Publishers, 1995.
3. A. Correale. Overview of the Power Minimization Techniques Employed in the IBM PowerPC 4xx Embedded Controllers. In Proceedings of the 1995 ACM/IEEE International Symposium on Low Power Design, pages 75-80, Apr. 1995.
4. H. Kapadia, L. Benini, and G. D. Micheli. Reducing Switching Activity on Datapath Buses with Control-Signal Gating. IEEE Journal of Solid-State Circuits, 34(3):405-414, Mar. 1999.
5. P. E. Landman. Low-Power Architectural Design Methodologies. PhD thesis, College of Engineering, University of California, Berkeley, 1994.
6. M. Münch. Synthesis and Optimization of Algorithmic Hardware Descriptions. PhD thesis, University of Kaiserslautern, 1999.
7. M. Pedram. Power Minimization in IC Design: Principles and Architectures. ACM Transactions on Design Automation of Electronic Systems, 1(1):1-66, Jan. 1996.
8. Synopsys, Inc., Mountain View, CA. Synopsys Power Products Reference Manual, v1997.08 edition, 1997.
9. V. Tiwari, S. Malik, and P. Ashar. Guarded Evaluation: Pushing Power Management to Logic Synthesis/Design. IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, 17(10):1051-1060, Oct. 1998.