A flexible datapath allocation method for architectural synthesis

ACM Transactions on Design Automation of Electronic Systems

Volumn 4, Issue 4, 1999, Pages 376-404

  Choi, Kyumyung ^a,b   Levitan, Steven P ^a,b  

^a SAMSUNG Electronics   (South Korea)

^b University of Pittsburgh   (United States)

Author keywords

Allocation and binding; High level synthesis

Indexed keywords

EID: 7944228490     PISSN: 10844309     EISSN: None     Source Type: Journal    
DOI: 10.1145/323480.323486     Document Type: Article

References (34)

1. AHMAD, I. AND CHEN, C. Y. R. 1991. Post-processor for data path synthesis using multiport memories. In Proceedings of the IEEE I ACM International Conference on Computer-Aided Design (ICCAD '91, Santa Clara, CA, Nov. 11-14) IEEE Computer Society Press, Los Alamitos, CA, 276-279.
2. BALAKRISHNAN, M., BANERJI, D. K., MAJUMDAR, A. K., LINDERS, J. G., AND MAJITHIA, J. C. 1990. Allocation of multiport memories in data path synthesis. IEEE Trans. Comput.-Aided Des. 7, 4 (Apr. 1990), 536-540.
3. CHOI, K. 1995. A robust architectural synthesis method for realistic system design. Ph.D. Dissertation. Dept. of Electrical Engineering, University of Pittsburgh.
4. DEVADAS, S. AND NEWTON, R. 1989. Algorithms for hardware allocation in data path Synthesis. IEEE Trans. Comput.-Aided Des. 8, 7 (Jul. 1989), 768-781.
5. DUNLOP, A. E. AND KERNIGHAN, B. W. 1985. A procedure for placement of standard-cell VLSI circuits. IEEE Trans. Comput.-Aided Des. 4, 1 (Jan. 1985), 92-98.
6. FANG, Y.-M. AND WONG, D. F. 1994. Simultaneous functional-unit binding and floorplanning. In Proceedings of the 1994 IEEE I ACM International Conference on Computer-Aided Design (ICCAD '94, San Jose, CA, Nov. 6-10, 1994), J. A. G. Jess and R. Rudell, Eds. IEEE Computer Society Press, Los Alamitos, CA, 317-321.
7. GAJSKI, D. D., VAHID, F., NARAYAN, S., AND GONG, J. 1994. Design quality estimation. In Specification and Design of Embedded Systems Prentice-Hall, Inc., Upper Saddle River, NJ, 233-307.
8. GEBOTYS, C. H. AND ELMASRY, M. I. 1993. Global optimization approach for architectural synthesis. IEEE Trans. Comput.-Aided Des. 12, 9, 1266-1278.
9. HAROUN, B. S. AND ELMASRY, M. I. 1989. Architectural synthesis for DSP silicon compilers. IEEE Trans. Comput.-Aided Des. 8, 4 (Apr. 1989), 431-447.
10. HSIEH, Y.-W., LEVITAN, S. P, AND PANGRLE, B. M. 1993. Incorporating interconnection delays in VHDL behavioral synthesis. In Proceedings of the 4th on ACMISIGDA Physical Design Workshop 175-186.
11. HUANG, M. D., ROMEO, F., AND SANGIOVANNI-VINCENTELLI, A. 1986. An efficient general cooling schedule for simulated annealing. In Proceedings of the International Conference on Computer-Aided Design 381-384.
12. JANG, H.-J. AND PANGRLE, B. M. 1993. A grid-based approach for connectivity binding with geometric costs. In Proceedings of the International Conference on Computer-Aided Design (ICCAD '93, Santa Clara, CA, Nov. 7-11, 1993), M. Lightner and J. A. G. Jess, Eds. IEEE Computer Society Press, Los Alamitos, CA, 94-99.
13. KERNIGIIAN, B. AND LIN, S. 1970. An efficient heuristic procedure for partitioning graphs. Bell Syst. Tech. J. (Feb.).
14. KlM, T. AND LlU, C. L. 1993. Utilization of multiport memories in data path synthesis. In Proceedings of the 30th International Conference on Design Automation (DAC'93, Dallas, TX, June 14-18), A. E. Dunlop, Ed. ACM Press, New York, NY, 298-302.
15. KIRKPATRICK, S., GELATT, C. D., JR., AND VECCHI, M. P. 1983. Optimization by simulated annealing. Science 220, 4598 (May), 671-680.
16. KNAPP, D. W. 1990. Feedback-driven datapath optimization in Fasolt. In Proceedings of the International Conference on Computer-Aided Design (ICCAD'90) IEEE Computer Society Press, Los Alamitos, CA, 300-303.
17. KRISHNAMOORTHY, G. AND NESTOR, J. A. 1992. Data path allocation using an extended binding model. In Proceedings of the 29th ACM I IEEE Conference on Design Automation (DAC '92, Anaheim, CA, June 8-12), D. G. Schweikert, Ed. IEEE Computer Society Press, Los Alamitos, CA, 279-284.
18. KURDAHI, F. J. AND PARKER, A. C. 1987. REAL: A program for REgister ALlocation. In Proceedings of the 24th ACM/IEEE Conference on Design Automation (DAC '87, Miami Beach, FL, June 28-July 1, 1987), A. O'Neill and D. Thomas, Eds. ACM Press, New York, NY, 210-215.
19. LINDO, 19XX. Linear interactive and discrete optimizer for linear, integer, and quadratic programming problems. LINDO Systems, Inc..
20. LY, T. A., ELWOOD, W. L., AND GIRCZYC, E. F. 1990. A generalized interconnect model for data path synthesis. In Proceedings of the ACMI IEEE Conference on Design Automation (DAC '90, Orlando, FL, June 24-28), R. C. Smith, Ed. ACM Press, New York, NY, 168-173.
21. LY, T. AND MOWCHENKO, J. 1993. Applying simulated evolution to high level synthesis. IEEE Trans. Comput.-Aided Des. 12, 3 (Mar. 1993), 389-409.
22. McFARLAND, M. C. AND KowALSKI, T. J. 1990. Incorporating bottom-up design into hardware synthesis. IEEE Trans. Comput.-Aided Des. 9, 9 (Sept. 1990), 938-950.
23. McFARLAND, M. C. AND PARKER, A. C. 1990. The high-level synthesis of digital systems. IEEE Computer 78, 2 (Feb. 1990), 301-317.
24. NESTOR, J. A. AND KRISHNAMOORTHY, G. 1992. SALSA: A new approach to scheduling with timing constraints. IEEE Trans. Comput.-Aided Des. 12, 8 (Aug.), 1107-1122.
25. PANGRLE, B. M. AND GAJSKI, D. D. 1987. Slicer: A state synthesizer for intelligent silicon compilation. In Proceedings of the International Conference on Computer-Aided Design (ICCAD) 42-45.
26. PAPACHRISTOU, C. A. AND KONUK, H. 1990. A linear program driven scheduling and allocation method followed by an interconnect optimization algorithm. In Proceedings of the ACM I IEEE Conference on Design Automation (DAC '90, Orlando, FL, June 24-28), R. C. Smith, Ed. ACM Press, New York, NY, 77-83.
27. PAULIN, P., KNIGHT, J., AND GIRZYC, E. 1986. HAL: A multi-paradigm approach to datapath synthesis. In Proceedings of the Conference on Design Automation PAULIN, P. G. AND KNIGHT, J. P. 1989. Force-directed scheduling for the behavioral synthesis of ASICs. IEEE Trans. CAD 8, 6 (June 1989), 661-679.
28. PAULIN, P. G. AND KNIGHT, J. P. 1989. High-level synthesis benchmark results using a global scheduling algorithm. In Logic and Architecture Synthesis for Silicon Compilers North-Holland Publishing Co., Amsterdam, The Netherlands, 211-228.
29. RAMACHANDRAN, C., KURDAHI, F. J., GAJSKI, D. D., Wu, A. C.-H., AND CHAIYAKUL, V. 1992. Accurate layout area and delay modeling for system level design. In Proceedings of the 1992 IEEE/ACM International Conference on Computer-Aided Design (ICCAD '92, Santa Clara, CA, Nov. 8-12), L. Trevillyan, Ed. IEEE Computer Society Press, Los Alamitos, CA, 355-361.
30. RIM, M., MUJUMDAR, A., JAIN, R., AND DE LEONE, R. 1994. Optimal and heuristic algorithms for solving the binding problem. IEEE Trans. Very Large Scale Integr. Syst. 2, 2 (June 1994), 211-225.
31. TSAI, F. S. AND Hsu, Y. C. 1992. An automatic data path allocator. IEEE Trans. Comput.-Aided Des. 11, 9 (Sep. 1992), 1053-1064.
32. TSENG, C. AND SIEWIOREK, D. P. 1986. Automated synthesis of data paths in digital systems. IEEE Trans. Comput.-Aided Des. 5, 3 (July 1986), 379-395.
33. WENG, J.-P. AND PARKER, A. C. 1991. 3D scheduling: High-level synthesis with floorplanning. In Proceedings of the 28th ACM I IEEE Conference on Design Automation (DAC '91, San Francisco, CA, June 17-21), A. R. Newton, Ed. ACM Press, New York, NY, 668-673.
34. WHITE, S. R. 1984. Concepts of scale in simulated annealing. In Proceedings of the International Conference on Computer Design (ICCD '84) 646-651.