-
1
-
-
0029229303
-
-
1995, pp. 612-617
-
F. N. Najm, "Feedback, correlation, and delay concerns in the power estimation of VLSI circuits," in Proc. Design Automation Conf., June 1995, pp. 612-617
-
"Feedback, Correlation, and Delay Concerns in the Power Estimation of VLSI Circuits," in Proc. Design Automation Conf., June
-
-
Najm, F.N.1
-
5
-
-
0026853681
-
-
vol. 27, pp. 47384, Apr. 1992.
-
A. P. Chandrakasan, S. Sheng, and R. W. Brodersen, "Low-power CMOS digital design," IEEE J. Solid-State Circuits, vol. 27, pp. 47384, Apr. 1992.
-
"Low-power CMOS Digital Design," IEEE J. Solid-State Circuits
-
-
Chandrakasan, A.P.1
Sheng, S.2
Brodersen, R.W.3
-
6
-
-
0029231165
-
-
vol. 14, pp. 12-31, Jan. 1995.
-
A. P. Chandrakasan, M. Potkonjak, R. Mehra, J. Rabaey, and R. Brodersen, "Optimizing power using transformations," IEEE Trans. Computer-Aided Design, vol. 14, pp. 12-31, Jan. 1995.
-
"Optimizing Power Using Transformations," IEEE Trans. Computer-Aided Design
-
-
Chandrakasan, A.P.1
Potkonjak, M.2
Mehra, R.3
Rabaey, J.4
Brodersen, R.5
-
9
-
-
33747467128
-
-
1994, pp. 203-208.
-
S. Wuytack, F. Catthoor, F. Franssen, L. Nachtergaele, and H. De Man, "Global communication and memory optimizing transformations for low power systems," in Proc. Int. Workshop Low Power Design, Apr. 1994, pp. 203-208.
-
"Global Communication and Memory Optimizing Transformations for Low Power Systems," in Proc. Int. Workshop Low Power Design, Apr.
-
-
Wuytack, S.1
Catthoor, F.2
Franssen, F.3
Nachtergaele, L.4
De Man, H.5
-
12
-
-
0028736847
-
-
1994, pp. 323-326.
-
L. Goodby, A. Orailoglu, and P. M. Chau, "Microarchitectural synthesis of performance-constrained, low-power VLSI designs," in Proc. Int. Conf. Comput. Design, Oct. 1994, pp. 323-326.
-
"Microarchitectural Synthesis of Performance-constrained, Low-power VLSI Designs," in Proc. Int. Conf. Comput. Design, Oct.
-
-
Goodby, L.1
Orailoglu, A.2
Chau, P.M.3
-
20
-
-
0029178790
-
-
1995, pp. 27-32.
-
C. Papachristou, M. Spining, and M. Nourani, "A multiple clocking scheme for low power RTL design," in Proc. Int. Symp. Low Power Design, Apr. 1995, pp. 27-32.
-
"A Multiple Clocking Scheme for Low Power RTL Design," in Proc. Int. Symp. Low Power Design, Apr.
-
-
Papachristou, C.1
Spining, M.2
Nourani, M.3
-
22
-
-
85027182885
-
-
1986, pp. 263-270.
-
P. G. Paulin, J. P. Knight, and E. F. Girczyc, "HAL: A multi-paradigm approach to automatic data path synthesis," in Proc. Design Automation Conf., June 1986, pp. 263-270.
-
"HAL: a Multi-paradigm Approach to Automatic Data Path Synthesis," in Proc. Design Automation Conf., June
-
-
Paulin, P.G.1
Knight, J.P.2
Girczyc, E.F.3
-
23
-
-
0028736474
-
-
1994, pp. 8-11.
-
M. Horowitz, T. Indermaur, and R. Gonzalez, "Low-power digital design," in Proc. Symp. Low Power Electron., Oct. 1994, pp. 8-11.
-
"Low-power Digital Design," in Proc. Symp. Low Power Electron., Oct.
-
-
Horowitz, M.1
Indermaur, T.2
Gonzalez, R.3
-
26
-
-
0027868254
-
-
1993, pp. 518-521.
-
M. Corazao, M. Khalaf, L. Guerra, M. Potkonjak, and J. Rabaey, "Instruction set mapping for performance optimization," in Proc. Int. Conf. Computer-Aided Design, Oct. 1993, pp. 518-521.
-
"Instruction Set Mapping for Performance Optimization," in Proc. Int. Conf. Computer-Aided Design, Oct.
-
-
Corazao, M.1
Khalaf, M.2
Guerra, L.3
Potkonjak, M.4
Rabaey, J.5
-
27
-
-
0029505688
-
-
1995, pp. 78-83.
-
S. Chaudhuri, S. A. Blythe, and R. A. Walker, "An exact solution methodology for scheduling in a 3D design space," in Proc. Int. Symp. System Level Synthesis, Sept. 1995, pp. 78-83.
-
"An Exact Solution Methodology for Scheduling in a 3D Design Space," in Proc. Int. Symp. System Level Synthesis, Sept.
-
-
Chaudhuri, S.1
Blythe, S.A.2
Walker, R.A.3
-
28
-
-
33746763910
-
-
vol. 6, pp. 5-35, 1991.
-
C. E. Leiserson and J. B. Saxe, "Retiming synchronous circuitry," Algorithmica, vol. 6, pp. 5-35, 1991.
-
"Retiming Synchronous Circuitry," Algorithmica
-
-
Leiserson, C.E.1
Saxe, J.B.2
-
29
-
-
0026966664
-
-
1992, pp 355-361.
-
C. Ramachandran, F. J. Kurdahi, D. D. Gajski, A. C. H. Wu, and V. Chaiyakul, "Accurate layout area and delay modeling for system level design," in Proc. Int. Conf. Computer-Aided Design, Oct. 1992, pp 355-361.
-
"Accurate Layout Area and Delay Modeling for System Level Design," in Proc. Int. Conf. Computer-Aided Design, Oct.
-
-
Ramachandran, C.1
Kurdahi, F.J.2
Gajski, D.D.3
Wu, A.C.H.4
Chaiyakul, V.5
-
30
-
-
0026172137
-
-
vol. 8, pp. 40-51, Feb. 1991.
-
J. Rabaey, C. Chu, P. Hoang, and M. Potkonjak, "Fast prototyping of data path intensive architectures," IEEE Design Test Comput., vol. 8, pp. 40-51, Feb. 1991.
-
"Fast Prototyping of Data Path Intensive Architectures," IEEE Design Test Comput.
-
-
Rabaey, J.1
Chu, C.2
Hoang, P.3
Potkonjak, M.4
-
33
-
-
0023983163
-
-
vol. 7, pp. 356-370, Mar. 1988.
-
N. Park and A. C. Parker, "Sehwa: A software package for the synthesis of pipelines from behavioral descriptions," IEEE Trans. Computer-Aided Design, vol. 7, pp. 356-370, Mar. 1988.
-
"Sehwa: a Software Package for the Synthesis of Pipelines from Behavioral Descriptions," IEEE Trans. Computer-Aided Design
-
-
Park, N.1
Parker, A.C.2
-
34
-
-
0024883468
-
-
1989, pp. 826-831.
-
G. Goossens, J. Wandewalle, and H. De Man, "Loop optimization in register-transfer scheduling for DSP systems," in Proc. Design Automation Conf., June 1989, pp. 826-831.
-
"Loop Optimization in Register-transfer Scheduling for DSP Systems," in Proc. Design Automation Conf., June
-
-
Goossens, G.1
Wandewalle, J.2
De Man, H.3
-
35
-
-
0029267885
-
-
vol. 14, pp. 274-295, Mar. 1995.
-
C. Y. Wang and K. K. Parhi, "High-level DSP synthesis using concurrent transformations, scheduling, and allocation," IEEE Trans. ComputerAided Design, vol. 14, pp. 274-295, Mar. 1995.
-
"High-level DSP Synthesis Using Concurrent Transformations, Scheduling, and Allocation," IEEE Trans. ComputerAided Design
-
-
Wang, C.Y.1
Parhi, K.K.2
-
39
-
-
84990479742
-
-
vol. 49, pp. 291-307, Feb. 1970.
-
B. W. Kernighan and S. Lin, "An efficient procedure for partitioning graphs," Bell Syst. Tech. J., vol. 49, pp. 291-307, Feb. 1970.
-
"An Efficient Procedure for Partitioning Graphs," Bell Syst. Tech. J.
-
-
Kernighan, B.W.1
Lin, S.2
-
40
-
-
0015604699
-
-
vol. 21, pp. 498-516, 1973.
-
S. Lin and B. W. Kernighan, "An effective heuristic for the travelling-salesman problem," Oper. Res., vol. 21, pp. 498-516, 1973.
-
"An Effective Heuristic for the Travelling-salesman Problem," Oper. Res.
-
-
Lin, S.1
Kernighan, B.W.2
-
41
-
-
0027680865
-
-
vol. 12, pp. 1437-1448, Oct. 1993.
-
I. C. Park and C. M. Kyung, "FAMOS: An efficient scheduling algorithm for high-level synthesis," IEEE Trans. Computer-Aided Design, vol. 12, pp. 1437-1448, Oct. 1993.
-
"FAMOS: An Efficient Scheduling Algorithm for High-level Synthesis," IEEE Trans. Computer-Aided Design
-
-
Park, I.C.1
Kyung, C.M.2
-
42
-
-
0000440896
-
-
vol. 3, pp. 173-187, June 1995.
-
P. Landman and J. M. Rabaey, "Architectural power analysis: The dual bit type method," IEEE Trans. VLSI Syst., vol. 3, pp. 173-187, June 1995.
-
"Architectural Power Analysis: the Dual Bit Type Method," IEEE Trans. VLSI Syst.
-
-
Landman, P.1
Rabaey, J.M.2
-
43
-
-
0029695157
-
-
1996, pp. 702-707.
-
H. Mehta, R. M. Owens, and M. J. Irwin, "Energy characterization based on clustering," in Proc. Design Automation Conf., June 1996, pp. 702-707.
-
"Energy Characterization Based on Clustering," in Proc. Design Automation Conf., June
-
-
Mehta, H.1
Owens, R.M.2
Irwin, M.J.3
|