A Reconfigurable Power-Conscious Core Wrapper and its Application to SOC Test Scheduling

IEEE International Test Conference (TC)

Volumn , Issue , 2003, Pages 1135-1144

  Larsson, Erik ^a   Peng, Zebo ^a  

^a LINKÖPING UNIVERSITY   (Sweden)

Author keywords

[No Author keywords available]

Indexed keywords

AUTOMATIC TESTING; ELECTRIC POWER SUPPLIES TO APPARATUS; ENERGY DISSIPATION; INTEGER PROGRAMMING; LINEAR PROGRAMMING; SCHEDULING;

INTEGER-LINEAR PROGRAMMING;

ELECTRONIC EQUIPMENT TESTING;

EID: 0142215922     PISSN: 10893539     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (24)

1. J. Aerts and E. J. Marinissen, "Scan Chain Design for Test Time Reduction in Core-Based ICs", Proceedings of International Test Conference (ITC), pp. 448-457, October 1998.
2. P. Brucker, "Scheduling Algorithms", Springer-Verlag, ISBN 3-540-64105-X, 1998.
3. M. L. Bushnell and V. D. Agrawal, "Essentials of Electronic Testing for Digital, Memory, and Mixed-Signal VLSI Circuits", Kluwer Academic Publisher, ISBN 0-7923-79918.
4. R. Chou, K. Saluja, and V. Agrawal, "Scheduling Tests for VLSI Systems under Power Constraints", Transactions on VLSI Systems, Vol. 5, No. 2, pp. 175-185, June 1997.
5. S. Gerstendörfer and H-J Wunderlich, "Minimized Power Consumption for Scan-Based BIST", Proceedings of International Test Conference (ITC), pp. 77-84, Atlantic City, NJ, September 1999.
6. S. K. Goel and E. J. Marinissen, "Effective and Efficient Test Architecture Design for SOCs", Proceedings of International Test Conference (ITC), pp 529-538, October 2002.
7. S. K. Goel and E.J. Marinissen, "A Novel Test Time Reduction Algorithm for Test Architecture Design for core-Based System Chips", Digest of papers European Test Workshop (ETW), pp 41-46, Corfu, Greece, May 2002.
8. S. K. Goel and E. J. Marinissen, "Cluster-Based Test Architecture Design for System-On-Chip, Proceedings of VLSI Test Symposium (VTS), pp. 259-264, Monterey, California, April 2002.
9. Y. Huang, S. M. Reddy, W.-T. Cheng, P. Reuter, N. Mukherjee, C.-C. Tsai, O. Samman, and Y. Zaidan, "Optimal Core Wrapper Width Selection and SOC Test Scheduling Based on 3-D Bin Packing Algorithm", Proceedings of International Test Conference (ITC), pp. 74-82, Baltimore, Maryland, USA, October 2002.
10. Y. Huang, W.-T. Cheng, C.-C. Tsai, N. Mukherjee, O. Samman, Y. Zaidan and S. M. Reddy, "Resource Allocation and Test Scheduling for Concurrent Test of Core-based SOC Design", Proceedings of IEEE Asian Test Symposium (ATS), pp 265-270, Kyoto, Japan, November 2001.
11. V. Iyengar, K. Chakrabarty, and E. J. Marinissen, "Wrapper/ TAM Co-Optimization, Constraint-Driven Test Scheduling, and Test Data Volume Reduction for SOCs", Proceedings of IEEE/ACM Design Automation Conference (DAC), pp. 685690, New Orleans, Louisiana, June 2002.
12. V. Iyengar, K. Chakrabarty, and E. J. Marinissen, "Co-Optimization of Test Wrapper and Test Access Architecture for Embedded Cores", Journal of Electronic Testing; Theory and Applications (JETTA), pp 213-230, April 2002.
13. V. Iyengar K. Chakrabarty, and E. J. Marinissen, "Efficient Wrapper/TAM Co-Optimization .for Large SOCs", Proceedings of Design and Test in Europe (DATE), pp. 491498, Paris, France, March 2002.
14. V. Iyengar, K. Chakrabarty, and E. J. Marinissen, "On Using Rectangle Packing for SOC Wrapper/TAM CoOptimization", Proceedings of VLSI Test Symposium (VTS), pp. 253-258, Monterey, California, April 2002.
15. S. Koranne, "A Novel Reconfigurable Wrapper for Testing Embedded Core-Based and its Associated Scheduling", Journal of Electronic Testing; Theory and Applications (JETTA), pp. 415-434, August 2002.
16. S. Koranne and V. Iyengar, "On the Use of k-tuples for SoC Test Schedule Representation", Proceedings of International Test Conference (ITC), pp. 539-548, October 2002.
17. E. Larsson and H. Fujiwara, "Optimal Test Access Mechanism Scheduling using Preemption and Reconfigurable Wrappers", Proceedings of IEEE Workshop on RTL and High Level Testing (WRTLT), Guam, USA, November 21-22, 2002.
18. E. Larsson and Z. Peng, "An Integrated Framework for the Design and Optimization of SOC Test Solutions", Journal of Electronic Testing; Theory and Applications (JETTA), pp. 385-400, August 2002.
19. E. J. Marinissen, R. Kapur, M. Lousberg, T. McLaurin, M. Ricchetti, and Y. Zorian, "On IEEE P1500's Standard for Embedded Core Test", Journal of Electronic Testing: Theory and Applications, (JETTA), vol. 18, pp 365-383, August 2002.
20. E. J. Marinissen, V. Iyengar, and K. Chakrabarty, "ITC'02 SOC Test Benchmarks Web Site", http://www.extra.philips.com/itc02socbench/.
21. N. Nicolici and B. M. Al-Hashimi, "Power Conscious Test Synthesis and Scheduling for BIST RTL Data Paths", Proceedings of International Test Conference (ITC), pp. 662-671, Atlantic City, NJ, Oct. 2000.
22. P. M. Rosinger, B. M. Al-Hashimi, and N. Nicolici, "Scan Architecture for Shift and Capture Cycle Power Reduction", Proceedings of IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, pp. 129-137, 2002.
23. P. M. Rosinger, B. M. Al-Hashimi, and N. Nicolici, "Power Profile Manipulation: A New Approach for Reducing Test Application Time under Power Constraints", Transactions on Computer-Aided Design of Integrated Circuits and Systems, pp. 1217-1225, October 2002.
24. J. Saxena, K. M. Butler, and L. Whetsel, "An Analysis of Power Reduction Techniques in Scan Testing", Proceedings of International Test Conference (ITC), pp. 670-677, Baltimore, MD, October 2001.