Mosfet models for spice simulation, including BSIM3v3 and BSIM4

Mosfet Models for Spice Simulation, Including BSIM3v3 and BSIM4

Volumn , Issue , 2001, Pages 1-472

  Liu, William ^a  

^a TEXAS INSTRUMENTS   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 85043346516     PISSN: None     EISSN: None     Source Type: Book    
DOI: 10.1109/9780470547182     Document Type: Book

References (102)

1. P Yang, B. Epler, and P Chatterjee, “An investigation ofthe charge conservation problem for MOSFET circuit simulation,” IEEE J. Solid-State Circuits, vol. 18, pp. 128-138, 1983.
2. R. Rohrer, “Circuit simulation-the early years,” IEEE Circuits and Devices, pp. 32-37, May 1992.
3. T. S. Perry, “Donald o. Pederson,” IEEE Spectrum, pp. 22-27, June, 1998.
4. A trial version of PSPICE for PC can found in http://www.orcad.comltechserv/pspprint_f.htm. For the Macintosh platform, see http://www.repairfaq.orgIELE/F_Free_Spice. html.
5. M. R. Pinto, C. S. Rafferty, and R. W. Dutton, “PISCES II: Poisson and continuity equation solver,” Stanford Electronics Laboratory Technical Report, 1984.
6. H. Shichman and D. Hodges, “Modeling and simulation of insulated-gate field-effect transistor switching circuits,” IEEE J. Solid State Circuits, vol. 3, pp. 285-289, 1968.
7. gb
8. A. Vladimirescu and S. Liu, The Simulation ofMOS Integrated Circuits Using SPICE2, Electronics Research Laboratory Memo. ERL M80j7, University ofCalifomia, Berkeley, 1980.
9. D. Ward and R. Dutton, “A charge-oriented model for MOS transistor capacitances,” IEEE J. Solid-State Circuits, vol. 13, pp. 703-708, 1978.
10. B. Sheu, D. Sharfetter, Ko, and M. Jeng, “BSIM: Berkeley Short Channel IGFET Model for MOS transistors,” IEEE J. Solid-State Circuits, vol. 22, pp. 558-566, 1987.
11. HSPICE User’s Manual, Meta-Software, Inc., Campbell, CA, 1996.
12. M. Jeng, “Design and modeling of deep submicrometer MOSFETs,” University of California, Berkeley, Electronics Research Laboratory Memorandum No. UCB/ERL M90/90, 1990.
13. Y. Cheng et al., “BSIM3 Version 3.0 Manual,” University of California/Berkeley, Electronics Research Laboratory (1995). See also
14. J. Huang et al., “B81M3 Manual (Version 2.0),” University of California/Berkeley, Electronics Research Laboratory (1994).
15. W. Liu et al, “BSIM3v3.2.2 MOSFET Model, User’s Manual,” University of California, Berkeley, posted on http://www-device.eecs.berkeley.edu/-bsim3, 1999. A recent book also provides valuable information
16. Y. Cheng, and C. Hu, MOSFET Modeling & BSIM3 Users Guide, Boston: Kluwer, 1999.
17. As ofMarch 2000, the latest BSIM3 model released to the public is BSIM3v3.2.2. There has been a discussion to release BSIM3v3.3, which would contain an improvement in the thermal noise formulation (see Section 4.11 for details). Because the effort in early 2000 has been in the release of BSIM4, it is not clear at this point when BSIM3v3.3 will be released, if it is to be released at all. See http://www-device.eecs.berkeley.edu/…".bsim3 for the latest development.
18. R. Velghe, D. Klaasen, and F. Klaasen, “Compact MOS modeling for analog circuit simulation,” IEEE International Electron Device Meeting, pp. 485-488, 1993.
19. C. Enz, F. Krummenacher, and E. Vittoz, “An analytical MOS transistor model valid in all regions of operation and dedicated to low voltage and low current applications,” Analog International Circuit and Signal Proceeding, vol. 8, pp. 83-114, 1995.
20. M. Bucher, C. Lallement, C. Enz, F. Krummenacher, “Accurate MOS modleing for analog circuit simulation using the EKV model, IEEE Int. Symp. Circuits and Systems, pp.703706, 1996.
21. D. Foty, MOSFET Modeling With SPICE, Principles and Practice, Upper Saddle River, NJ: Prentice-Hall, 1997.
22. Y.Tsividis, Operation and Modeling ofthe MOS Transistor, New York:McGraw-Hill, 1987.
23. The algorithm can be found in, W. H. Press, B. P Flannery, S. A. Teukolsky, and W. T. Vetterling, Numerical Recipes, the Art of Scientific Computing. London: Cambridge University Press, 1986. A step-by-step derivation, for a particular electrical problem, of the required coefficients required by the algorithm can be found in, W. Liu, Handbook of 111-V Heterojunction Bipolar Transistors, New York: Wiley, 1998, Chapter 6.
24. K. Kundert, Designers Guide to SPICE and SPECTRE, Boston: Kluwer Academic, 1995. See p. 18 for convergence criteria and p. 173 about the GaAs FET charge model.
25. Y. Tsivids, and K. Suyama, “MOSFET modeling for analog circuit CAD: problems and prospects,” IEEE J. Solid-State Circuits, vol. 29, pp. 210-216, 1994.
26. The standardization effort is promoted by the Compact Model Council, which is affiliated with the Electronics Industries Alliance. The Compact Model Council’s history, mission and members can be found in http://www.eia.org/eig/CMC/.
27. W. Liu, Fundamentals ofIII-V Devices: HBTs, MESFETs, HFETs/HEMTs, New York:Wiley, 1999. For conversion from y-parameters to s-parameters, see p. 249. For gate resistance, see Section 6.5. For charge calculation, see Section 6.1.
28. Liu, w., Bowen, C., and Chang, M. (1996) “A CAD-compatible non-quasi-static MOSFET model.” IEEE Int. Electron Device Meeting, pp. 151-154.
29. B. Sheu, D. Sharfetter, C. Hu, and D. Pederson, “A compact IGFET charge model,” IEEE Trans. Circuits Systems, vol. 31, pp. 745-748, 1984.
30. M. Cirit, “The Meyer model revisited: why is charge not conserved?,” IEEE Trans. Computer-Aided Design, vol. 8, pp. 1033-1037, 1989.
31. H. Statz, P Newman, I. Smith, R. Pucel, and H. Haus, “GaAs FET device and circuit simulation in SPICE,” IEEE Trans. Electron Devices, vol. 34, pp. 160-168, 1987. It is believed that this paper describes the “Staz model” mentioned on p. 173 of Ref.
32. A. Snider, “Three new mathematical techniques for field effect transistor modeling and analysis,” Proc. IEEE Int. Caracas Con! on Devices, Circuits, and Systems, pp. 65-68, 1998.
33. A. Snider, “Charge conservation and the transcapacitance element: an exposition,” IEEE Trans. Education, vol. 38, pp. 376-379, 1995.
34. N. Arora, MOSFETModels for VLSI Circuit Simulation: Theory and Practice, New York:Springer-Verlag, 1993.
35. G. Machado, C. Enz, and M. Bucher, “Estimating key parameters in the EKV MOST model for analog design and simulation,” IEEE Int. Symp. Circuits and Systems, pp. 1588-1591, 1995.
36. T. Shima, “Table lookup MOSFET capacitance model for short-channel devices,” IEEE Trans. Computer-Aided Design, vol. 5, pp. 624-632, 1986.
37. T. Shima, H. Yamada, and R. Dang, “Table look-up MOSFET modeling system using a 2D device simulator and monotonic piecewise curbic interpolation,” IEEE Trans. Computer-Aided Design, vol. 2 pp. 121-126, 1983.
38. R. Daniels, A. Yang, and J. Harrang, “A universal large/small signal 3-terminal FET model using a nonquasi-static charge-based appraoch,” IEEE Trans. Electron Devices, vol. 40, pp. 1723-1729, 1993.
39. D. Root, S. Fan, and J.Meyer, “Technology Independent large signal non quasi-static FET models by direct construction from automatically characterized device data,” Proc. 21st European Microwave Conf., Stuttgart, Germany, pp. 927-932, 1991.
40. W. Liu, Handbook ofIII-V Heterojunction Bipolar Transistors, New York: Wiley, 1998. See Chapter 15 for the pad test structure and de-embedding procedure.
41. The LCR meter gets its name because an inductor, a capacitor and a resistor are essential for the function ofthe equipment. Examples ofa LCR meter include HP4275 or HP4284.
42. W. Liu, Fundamentals ofIII-V Devices: HBTs, MESFETs, HFETsIHEMTs, New York:Wiley, 1999.
43. S. Cserveny, “Relationship between measured and intrinsic conductances of MOSFETs,” IEEE Trans. Electron Devices, vol. 17, pp. 2413-2414, 1990.
44. Alot ofthe matrix manipulation can be seen in W. Liu, Handbook ofIII-VHeterojunction Bipolar Transistors, New York: Wiley, 1998. Chapter 8, especially § 8-13 and § 8-14.
45. D. Harford, “A general model for fa spectral density random noise with special reference to Flicker noise lit:" IEEEProceeding, vol. 56, p. 251, March 1968.
46. R. Jindal, “High frequency noise in fine line NMOS field effect transistors,” Proc. IEEE International Electron Devices Meeting, pp. 68-71, 1985.
47. I. Chen, and W. Liu, “High-Speed or Low-Voltage Low-Power Operations,” in S. Sze and c. Y. Chang, ed. ULSIDevices, New York: Wiley, pp. 547-630, 2000.
48. R. Rios, N. Arora, C. Huang, N. Khalil, J. Faricelli, and L. Gruber, “A physical compact MOSFET model, including quantum mechanical effects, for statistical circuit design applications,” IEEE International Electron Device Meeting, pp. 937-940, 1995.
49. W Liu, X. Jin, Y. King and C. Hu, “An accurate MOSFET intrinsic capacitance model considering quantum mechanical effect for BSIM3v3.2,” Memorandum No. UCB/ERL M98/4, University of California, Berkeley, July, 1998.
50. S. Ramaswamy, A. Amerasekera, and M. Chang, “A unified substrate current model for weak and strong impact ionizatin in sub-0.25 f.lf.l NMOS devices,” IEEE International Electron Device Meeting, pp. 885-888, 1997.
51. K. Suzuki, “Parasitic capacitance of submicrometer MOSFET’s, IEEE Trans. Electron Devices, vol. 46, pp. 1895-1900, 1999. .
52. S. Sze, Physics of Semiconductor Devices, 2nd ed., New York: Wiley, 1981. For the discussion on carrier lifetime’s temperature dependence, see p. 88. For the discussion on mobility’s temperature dependence, see p. 28.
53. Y. Tsividis, Operation and Modeling of the MOS Transistor, New York: McGraw-Hill, 1987. For the discussion on narrow-width effects, see Eq. (5.4.22).
54. A. Sabnis, and J. Clemens, “Characterization of electron velocity in the inverted (100) Si surface,” IEEE International Electron Devices Meeting, pp. 18-21, 1979.
55. R. Rios, N. Arora, and C. Huang, “An analytic polysilicon depletion effect model for MOSFETs,” IEEE Electron Device Lett., vol. 15, pp. 129-131,1994.
56. D. Costa, and J. Harris, Low-frequency noise properties of Npn AIGaAs/GaAs heterojunction bipolar transistors,” IEEE Trans. Electron Devices, vol. 39, pp. 2383-2394, 1992.
57. M. Liang, J. Choi, P. Ko, and C. Hu, “Inversion-layer capacitance and mobility of very thin gate-oxide MOSFETs,” IEEE Trans. Electron Devices, vol. 33, p. 409, 1986.
58. The official BSIM3 website is: http://www-device.eecs.berkeley.eduJ--bsim3
59. B. Sheu, and C. Hu, “Switch-induced error voltage on a switched capacitor,” IEEE J Solid-State Circuits, vol. 19, pp. 519-525, 1984.
60. W. Liu, C. Bowen, and M. Chang, “A CAD-compatible non-quasi-static MOSFET model,” IEEE International Electron DeviceMeeting, pp. 151-154, 1996.
61. R. Daniels, A. Yang, and J. Harrang, “A universal large/small signal 3-terminaI FEr model using a nonquasi-static charge-based approach,” IEEE Trans. Electron Devices, vol. 40, pp. 1723-1729, 1993.
62. The Killer NOR-Gate first came to the author’s attention in a broadcast e-mail, dated October 1997, apparently havingbeen copiedand forwarded several times. It seemsthat the original author of the mail, as well as the authorwho documents this problem, is D. Foty, of Gilgamensh Associates, http.z/www.sover.net/r-dfoty
63. W. Liu, Fundamentals ofIII-V Devices: HBTs, MESFETs, HFETs/HEMTs, New York:Wiley, 1999.
64. L. Tiemeijer, L. de Maaijer, R. van Langevelde, A. Scholten, and D. Klaassen, “RF CMOS modeling, Workshop on Advances in Analog Circuit Design, AACD Proc., 1999. (The statement that ri is Re(-I/Ygs, NQs) in the paper is likely a typo.)
65. W. Liu, R. Gharpurey, M. C. Chang, U. Erdogan, R. Aggarwal, and J. Mattia, “RF MOSFET modeling accounting for distributed substrate and channel resistances with emphasis on the BSIM3v3 SPICE model,” IEEE Int. Electron Device Meeting, 1997.
66. I.Hu, H. Yang, R. Kraft, A. Rotondaro, S. Hattangady, W. Lee, A. Chapman, C. Chao, A. Chatterjee, M. Hanratty, M. Rodder, and I. Chen, “Feasibility of using W/TiN as metal gate for conventional 0.13 urn CMOS technology and beyond,” IEEE Int. Electron Device Meeting, pp. 825-828,1997.
67. W. Liu, and M. C. Chang, “Transistor transient studies including transcapacitive current and distributive gate resistance for inverter circuits,” IEEE Trans. Circuits Systems-I:Fundamental Theory Appl., vol. 45, pp. 416-422, 1998.
68. W. Liu, Handbook ofIII-V Heterojunction Bipolar Transistors, New York: Wiley, 1998, Section 4.3.
69. I. Chen, and W. Liu, “High-speed or Low-voltage low-power operations,” in S. Sze and C. Y. Chang, ed. ULSI Devices, New York: Wiley, pp. 547-630, 2000.
70. S. Tin, A. Osman, and K. Mayaram, “BSIM3 MOSFET model accuracy for RF circuit simulation,” IEEE RAWCON Proc. pp. 351-354, 1998.
71. T. Kolding, “Test structure for universal estimation of MOSFET substrate effects at gigahertz frequencies,” Proc. Int. Cont on Microelectronic Test Structures, pp. 106-111, 2000.
72. Y. Tsividis, Operation and Modeling ofthe MOS Transistor, New York: McGraw-Hill, 1987. p. 364.
73. D. Cho, S. Kang, K. Kim, and S. Lee, “An accurate intrinsic capacitance modeling for deep submicrometer MOSFET’s,” IEEE Trans. Electron Devices, vol. 42, pp. 540-548, 1995.
74. A. Abidi, “High frequency noise measurement on FET’s with small dimensions,” IEEE Trans. Electron Devices, vol. 33, pp. 1801-1805, 1986.
75. I. Ou, X. Jin, P Gray, and C. Hu, “Recent developments in BSIM for CMOS RF ac and noise modeling,” Proc. Workshop on Advances in Analog Circuit Design (AACD), 1999.
76. T. Manku, “Microwave noise modeling of CMOS transistors,” Proc. Workshop on Advances in Analog Circuit Design (AACD), 1999.
77. C. Jacobini, “A review of some charge transport properties of silicon,” Solid-State Electronics, vol. 20, pp. 77-89, 1977.
78. Private communication with J. Leete, U.C.L.A.
79. C. Motchenbacher, and J. Connelly, Low-Noise Electronic System Design, New York:Wiley, 1993.
80. A. van der Ziel, Noise in Solid State Devices and Circuits, New York: Wiley, 1986, pp. 88-91.
81. C. Enz, and Y. Cheng, “MOS transistor modeling issues for RF circuit design, Proc. Workshop on Advances in Analog Circuit Design, AACD, 1999.
82. R. Versari, and B. Ricco, “MOSFET’s negative transconductance at roomtemperature,” IEEE Trans. Electron Devices, vol. 46, pp. 1189-1195,1999.
83. S. Parke, J. Moon, H. Wann, P Ko, and C. Hu, “Designfor suppression of gate-induced drain leakage in LDD MOSFET’s using a quasi-two-dimensional analytical model,” IEEE Trans. Electron Devices, vol. 39, pp. 1694-1703, 1992.
84. The standardization effort is promoted by the Compact Model Council, which is affiliated with the Electronics Industries Alliance. The Compact Model Council’s history, mission, and members can be found in http://www.eia.org/eig/CMC/
85. See http://www-device.eecs.berkeley.edu/I’V bsim3 for the latest development.
86. K. Cao et al., “Modeling of pocket implanted MOSFETs for anomalous analog behavior,” Proc. IEEE International Electron Device Meeting, 1999.
87. W. Liu, Fundamentals of III-V Devices: HBTs, MESFETs, and HFETs/HEMTs, New York: Wiley, 1999. See Section 6.5 for the distributed gate resistance. See Section 3.7 for distributed base resistance. See Eq. (5-133) for the expression of IDs, 0 (written as IDs, sat in the reference).
88. W. Liu, HandbookofIII-V Heterojunction Bipolar Transistors, New York: Wiley, 1998.
89. X. Jin, J. Ou, C. Chen, W. Liu, P Gray, and C. Hu, “An effective gate resistance model for CMOS RF and noise modeling,” IEEEInternational Electron DeviceMeeting, pp. 961964, 1998.
90. W. Liu, R. Gharpurey, M. C. Chang, U. Erdogan, R. Aggarwal, and J. Mattia, “RF MOSFET modeling accounting for distributed substrate and channel resistances with emphasis on the BSIM3v3 SPICE model,” IEE EInt. Electron DeviceMeeting, 1997.
91. X. Jin, J. Ou, K. Cao, W. Liu, and C. Hu, “Noise partition-an accurate short-channel MOSFET thermal noise model for RF low noise applications,” to be published.
92. A. van der Ziel, Noise in Solid State Devicesand Circuits, New York: Wiley, 1986.
93. A. van der Ziel, “Gate noise in field effect transistors at moderately high frequencies,” IEEEProc., vol. 51, pp. 461-467, 1963
94. W. Lee, and C. Hu, “Modeling gate and substrate currents due to conduction- and valence-band electron and hole tunneling,” IEEE VLSITech. Digest, pp. 198-199, 2000.
95. N. Yang, W. Henson, J.Hauser, and J. Wortman, “Modeling study ofultrathin gate oxides using direct tunneling current and C-V measurements in MOS devices,” IEEE Trans. Electron Dev., pp. 1464-1471, 1999.
96. I. C. Chen and W. Liu, “High-speed or low-voltage, low-power operations,” in C. Y. Chang and S. Sze (eds), ULSIDevices, New York: Wiley, pp. 566-567, 2000.
97. Yo Tsividis, Operation and Modeling of the MOS Transistor, New York: McGraw-HilI, 1987.
98. W. Liu, Fundamentals ofIII-VDevices: HBTs, MESFETs, and HFET’s/HEMTs, NewYork:Wiley, 1999 O Appendices A and B.
99. Gibbs, W. (1958) Conformal Transformations in Electrical Engineering, London, Chapman & Hall, Chapter 8, pp. 87-96.
100. M. Chan, K. Hui, R. Neff, C. Hu, and Ko, “A relation time approach to model the nonquasi- static transient effects in MOSFETs,” IEEE Int. Electron Devices Meeting, pp. 169-172, 1994.
101. W. Press, B. Flannery, S. TeukoIsky, and W. Vetterling, Numerical Recipes, the Art of Scientific Computing. London: Cambridge University Press, 1986.
102. opt• (Communication with J. S. Goo of Stanford University.) See also, E Danneville, H. Happy, G. Dambrine, J. Belquin, and A. Cappy, “Microscopic noise modeling and macroscopic noise models: how good a connection?" IEEE Trans. Electron Devices, vol. 41, pp. 779-786, 1994.