Electrical and optical clock distribution networks for gigascale microprocessors

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 10, Issue 5, 2002, Pages 582-594

  Mule, Anthony V ^a   Glytsis, Elias N ^a   Gaylord, Thomas K ^a   Meindl, James D ^a  

^a GEORGIA INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

High performance; High speed interconnect; Optical; Optoelectronic integrated circuits; System level; VLSI

Indexed keywords

EXTRAPOLATION; INTEGRATED CIRCUIT LAYOUT; INTEGRATED OPTOELECTRONICS; MICROPROCESSOR CHIPS; OPTICAL INTERCONNECTS; TIMING JITTER; VLSI CIRCUITS; WAVEGUIDES;

CLOCK DISTRIBUTION NETWORKS; OPTICAL DISTRIBUTION NETWORK; SIGNAL CONVERSION;

TIMING CIRCUITS;

EID: 0036819478     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/TVLSI.2002.801604     Document Type: Article

References (68)

1. A. Naeemi, P. Zarkesh-Ha, C. S. Patel, and J. D. Meindl, "Performance improvement using on-board wires for on-chip interconnects," in Proc. IEEE 9th Topical Meeting Electrical Performance of Electronic Packaging, Scottsdale, AZ, Oct. 2000, pp. 325-328.
2. Q. Zhu and S. Tam, "Package clock distribution design optimization for high-speed and low power VLSI's," IEEE Trans. Comp., Packag., Manufact. Technol. B, vol. 20, pp. 56-63, Feb. 1997.
3. B. Floyd, K. Kim, and K. O, "Wireless interconnection in a CMOS IC with integrated antennas," in Proc. IEEE Int. Solid State Circuits Conf., San Francisco, CA, Feb. 2000, pp. 328-329.
4. M. Josephs, S. Nowick, and C. Berkel, "Modeling and design of asynchronous circuits," Proc. IEEE, vol. 87, pp. 234-242, Feb. 1999.
5. V. Gutnik and A. Chandrakasan, "Active GHz clock network using distributed PLL's," IEEE J. Solid State Circuits, vol. 35, pp. 1553-1560, Nov. 2000.
6. L. C. Kimerling, "Silicon microphotonics," Appl. Surf. Sci., vol. 159-160, pp. 8-13, June 2000.
7. "The Intel MCS-4/4004," Automat. Informat. Industriell., pp. 45-47, Apr. 1975.
8. D. Deleganes, J. Douglas, B. Kommandur, and M. Patrya, "Designing a 3 GHz, 130 nm, Intel Pentium 4 processor," in Proc. IEEE Symposium on VLSI Circuits, Honolulu, HI, June 2002, pp. 130-133.
9. G. F. Taylor and G. Geannopoulos, "Microprocessor clock distribution," in Proc. IEEE Electrical Performance of Electronic Packaging, Napa, CA, Oct. 1996, pp. 28-30.
10. P. J. Restle, T. G. McNamara, D. A. Webber, P. J. Camporese, K. F. Eng, K. A. Jenkins, D. H. Allen, M. J. Rohn, M. P. Quaranta, D. W. Boerstler, C. J. Alpert, and C. A. Carter, "A clock distribution network for microprocessors," IEEE J. Solid State Circuits, vol. 36, pp. 792-799, May 2001.
11. B. Dally and J. W. Poulton, Digital Systems Engineering. Cambridge, U.K.: Cambridge Univ. Press, 1998.
12. P. E. Gronowski, W. J. Bowhill, R. P. Preston, M. K. Gowan, and R. L. Allmon, "High-performance microprocessor design," IEEE J. Solid State Circuits, vol. 33, pp. 676-686, May 1998.
13. I. A. Young, M. F. Mar, and B. Bhushan, "A 0.35 μm CMOS 3-880 MHz PLL N/2 clock multiplier and distribution network with low-jitter for microprocessors," in Proc. IEEE Int. Solid State Circuits Conf., San Francisco, CA, Feb. 1997, pp. 330-331.
14. D. W. Dobberpuhl, R. T. Witek, R. Allmon, R. Anglin, D. Bertucci, S. Britton, L. Chao, R. A. Conrad, D. E. Dever, B. Gieseke, S. M. N. Hassoun, G. W. Hoeppner, K. Kuchler, M. Ladd, B. M. Leary, L. Madden, E. J. McLellan, D. R. Meyer, and J. Montanaro, "A 200-MHz 64-b dual-issue CMOS microprocessor," IEEE J. Solid State Circuits, vol. 27, pp. 1555-1567, Nov. 1992.
15. B. J. Benschneider, A. J. Black, W. J. Bowhill, S. M. Britton, D. E. Dever, D. R. Donchin, R. J. Dupcak, R. M. Fromm, M. K. Gowman, P. E. Gronowski, M. Kantrowitz, M. E. Lamere, S. Mehta, J. E. Meyer, R. O. Mueller, A. Olesin, R. P. Preston, D. A. Priore, S. Santhanam, M. J. Smith, and G. M. Wolrich, "A 300 MHz 64-b quad-issue CMOS RISC microprocessor," IEEE J. Solid State Circuits, vol. 30, pp. 1203-1214, Nov. 1995.
16. P. E. Gronowski, W. J. Bowhill, D. R. Donchin, R. P. Blake-Campos, D. A. Carlson, E. R. Equi, B. J. Loughlin, S. Mehta, R. O. Mueller, A. Olesin, D. J. W. Noorlag, and R. Preston, "A 433 MHz 64-b quad-issue RISC microprocessor," IEEE J. Solid-State Circuits, vol. 31, pp. 1687-1696, Nov. 1996.
17. D. W. Bailey and B. J. Benschneider, "Clocking design and analysis for a 600 MHz Alpha microprocessor," IEEE J. Solid State Circuits, vol. 33, pp. 1627-1633, Nov. 1998.
18. T. Xanthopoulos, D. W. Bailey, A. K. Gangwar, M. K. Gowan, A. K. Jain, and B. K. Prewitt, "The design and analysis of the clock distribution network for a 1.2 GHz Alpha microprocessor," in Proc. IEEE Int. Solid State Circuits Conf., San Francisco, CA, Feb. 2001, pp. 402-403.
19. M. R. Choudhury and J. S. Miller, "A 300 MHz CMOS microprocessor with multi-media technology," in Proc. IEEE Int. Solid State Circuits Conf., San Francisco, CA, Feb. 1997, pp. 170-171.
20. J. Schutz and R. Wallace, "A 450 MHz IA32 P6 family microprocessor," in Proc. IEEE Int. Solid State Circuits Conf., San Francisco, CA, Feb. 1998, pp. 236-237.
21. G. Geannopoulos and X. Dai, "An adaptive digital deskewing circuit for clock distribution networks," in Proc. IEEE Int. Solid State Circuits Conf., San Francisco, CA, Feb. 1998, pp. 400-401.
22. R. Senthinathan, S. Fischer, H. Rangchi, and H. Yazdanmehr, "A 650-MHz, IA-32 microprocessor with enhanced data streaming for graphics and video," IEEE J. Solid-State Circuits, vol. 34, pp. 1454-1465, Nov. 1999.
23. S. Tam, S. Rusu, U. N. Desai, R. Kim, J. Zhang, and I. Young, "Clock generation and distribution for the first IA-64 microprocessor," IEEE J. Solid-State Circuits, vol. 35, pp. 1545-1552, Nov. 2000.
24. P. Green, "A 1 GHz IA-32 microprocessor implemented on 0.18 μm technology with aluminum interconnect," in Proc. IEEE Int. Solid State Circuits Conf., San Francisco, CA, Feb. 2000, pp. 98-99.
25. N. A. Kurd, J. S. Barkatullah, R. O. Dizon, T. D. Fletcher, and P. D. Madland, "A multi-GHz clocking scheme for Pentium 4 microprocessor," IEEE J. Solid State Circuits, vol. 36, no., pp. 1647-1653, Nov. 2001.
26. C. J. Anderson, L. Sigal, K. L. Shepard, J. S. Liptay, J. D. Warnock, B. Curran, B. W. Krumm, M. D. Mayo, P. J. Camporese, E. M. Schwarz, M. S. Farrell, P. J. Restle, R. M. Averill III, T. J. Slegel, W. V. Huott, Y. H. Chan, B. Wile, T. N. Nguyen, P. G. Emma, D. K. Beece, C. T. Chuang, and C. Price, "A 400 MHz S/390 microprocessor," IEEE J. Solid-State Circuits, vol. 32, pp. 1655-1675, Nov. 1997.
27. G. Northrop, R. Averill, K. Barkley, S. Carey, Y. Chan, Y. H. Chan, M. Check, D. Hoffman, W. Huott, and J. H. Wuorinen, "609 MHz G5 S/390 microprocessor," in Proc. IEEE Int. Solid State Circuits Conf., San Francisco, CA, Feb. 1999, pp. 88-89.
28. t and copper interconnects," in Proc. IEEE Int. Solid State Circuits Conf., San Francisco, CA. Feb. 2000, pp. 96-97.
29. R. M. Averill, K. G. Barkeley, M. A. Bowen, P. J. Camporese, A. H. Dansky, R. F. Hatch, D. E. Hoffman, M. D. Mayo, S. A. McCabe, T. G. McNamara, T. J. McPherson, G. A. Northrop, L. Sigal, H. H. Smith, D. A. Webber, and P. M. Williams, "Chip integration methodology for the IBM S/390 G5 and G6 custom microprocessors," IBM J. Res. Develop., vol. 43, pp. 681-706, Nov. 1999.
30. P. Hofstee, N. Aoki, D. Boerstler, P. Coulman, S. Dhong, B. Flachs, N. Kojima, O. Kwon, and K. Lee, "A 1 GHz single-issue 64 b PowerPC™ processor," in Proc. IEEE Int. Solid State Circuits Conf., San Francisco, CA, Feb. 2000, pp. 92-93.
31. P. J. Restle, C. A. Carter, J. P. Eckhardt, B. L. Krauter, B. D. McCredie2, K. A. Jenkins, A. J. Weger, and A. V. Mule, "The clock distribution of the Power4 microprocessor," in Proc. IEEE Int. Solid State Circuits Conf., San Francisco, CA, Feb. 2002.
32. D. W. Boerstler, "A low-jitter PLL clock generator for microprocessors with lock range of 340-612 MHz," IEEE J. Solid-State Circuits, vol. 34, pp. 513-519, Apr. 1999.
33. D. W. Boerstler and K. A. Jenkins, "A phase-locked loop clock generator for a 1 GHz microprocessor," in Proc. IEEE Symp. VLSI Circuits, Honolulu, HI, June 1998, pp. 212-213.
34. B. Razavi, Design of Analog CMOS Integrated Circuits. New York: McGraw-Hill, 2001.
35. J. W. Goodman, F. J. Leonberger, S. C. Kung, and R. A. Athale, "Optical interconnections for VLSI systems," Proc. IEEE, vol. 72, pp. 850-66, July 1984.
36. S. K. Tewksbury and L. A. Hornak, "Optical clock distribution in electronic systems," J. VLSI Signal Process, vol. 16, pp. 225-246, June-July 1997.
37. S. J. Walker and J. Jahns, "Optical clock distribution using integrated free-space optics," Opt. Commun., vol. 90, pp. 359-371, June 1992.
38. B. D. Clymer and J. W. Goodman, "Timing uncertainty for receivers in optical clock distribution for VLSI," Opt. Eng., vol. 27, pp. 944-954, Nov. 1988.
39. S. K. Patra, J. Ma, V. H. Ozguz, and S. H. Lee, "Alignment issues in packaging for free-space optical interconnects," Opt. Eng., vol. 33, pp. 1561-1570, May 1994.
40. B. Lunitz and J. Jahns, "Tolerant design of a planar-optical clock distribution system," Opt. Commun., vol. 134, pp. 281-288, Jan. 1997.
41. J.-H. Yeh, R. K. Kostuk, and K.-Y. Tu, "Board level H-tree optical clock distribution with substrate mode holograms," J. Lightwave Technol., vol. 13, pp. 1566-1578, July 1995.
42. S. Tang and R. T. Chen, "1-to-42 optoelectronic interconnection for intra-multichip-module clock signal distribution," Appl. Phys. Lett., vol. 64, pp. 2931-2933, May 1994.
43. C. Zhao and R. T. Chen, "Performance consideration of three-dimensional optoelectronic interconnection for intra-multichip-module clock signal distribution," Appl. Opt., vol. 36, pp. 2537-2544, Apr. 1997.
44. P. J. Delfyett, D. H. Hartman, and S. Z. Ahmad, "Optical clock distribution using a mode-locked semiconductor laser-diode system," J. Lightwave Technol., vol. 9, pp. 1646-1649, Dec. 1991.
45. Y. Li, J. Popelek, L. Wang, Y. Takiguchi, T. Wang, and K. Shum, "Clock delivery using laminated polymer fiber circuits," J. Opt. A: Pure Appl. Opt, vol. 1, pp. 239-243, Mar. 1999.
46. S. Koh, H. W. Carter, and J. T. Boyd, "Synchronous global clock distribution on multi-chip modules using optical waveguides," Opt. Eng., vol. 33, pp. 1587-1595, May 1994.
47. B. Bihari, J. Gan, L. Wu, Y. Liu, S. Tang, and R. T. Chen, "Optical clock distribution in supercomputers using polyimide-based waveguides," in Proc. Optoelectronic Interconnects VI, San Jose, CA, Jan. 1999, pp. 123-133.
48. R. T. Chen, L. Lin, C. Choi, Y. J. Liu, B. Bihari, L. Wu, S. Tang, R. Wickman, B. Picor, M. K. Hibbs-Brenner, J. Bristow and Y. S. Liu, "Fully embedded board-level guided-wave optoelectronic interconnects," Proc. IEEE, vol. 88, pp. 780-794, June 2000.
49. J. S. Foresi, D. R. Lim, L. Liao, A. M. Agarwal, and L. C. Kimerling, "Small radius bends and large angle splitters in SOI waveguides," in Proc. SPIE Silicon-Based Monolithic and Hybrid Optoelectronic Devices, vol. 3007, San Jose, CA, Feb. 1997, pp. 112-118.
50. G. Masini, L. Colace, G. Assanto, H.-C. Luan, and L. C. Kimerling, "High-performance p-i-n Ge on Si Photodetectors for the near infrared: From model to demonstration," IEEE Trans. Electron Devices, vol. 48, pp. 1092-1096, June 2001.
51. 0.5 relaxed buffer photodetectors and low-loss polycrystalline silicon waveguides for integrated optical interconnects at λ = 1.3 μm," in Proc. SPIE Silicon-Based Monolithic and Hybrid Optoelectronic Devices, San Jose, CA, Feb. 1997, pp. 74-80.
52. T. D. Chen, A. M. Agarwal, L. M. Giovane, J. S. Foresi, L. Ling, D. R. Lim, M. T. Morse, E. J. Ouellette, S. H. Ahn, D. Xiaoman, J. Michael, and L. C. Kimerling, "Eribum-doped silicon light emitting devices," in Proc. SPIE Light-Emitting Diodes: Research, Manufacturing, and Applications II, San Jose, CA, Jan. 1998, pp. 136-145.
53. 2 waveguide: Experiments and model," Appl. Phys. Lett., vol. 77, pp. 1617-1619, Sept. 2000.
54. 2 waveguides by roughness reduction," Opt. Lett., vol. 26, pp. 1888-1890, Dec. 2001.
55. E. Griese, "A high-performance hybrid optical-electrical interconnection technology for high-speed electronic systems," IEEE Trans. Adv. Packag., vol. 24, pp. 375-383, Aug. 2001.
56. F. Mederer, R. Jager H. J. Unhold, R. Michalzik K. J. Ebeling, S. Lechmacher, A. Neyer, and E. Griese, "3-Gb/s data transmission with GaAs VCSEL's over PCB integrated polymer waveguides," IEEE Photon. Technol. Lett., vol. 13, pp. 1032-1034, Sept. 2001.
57. H. Franke and T. Sterkenburgh, "Patterning polymer surfaces by laser ablation for integrated optics," in Proc. 4th Int. Conf. Properties and Applications of Dielectric Materials, Brisbane, Qld., Australia, July 1994, pp. 208-210.
58. S. M. Schultz, E. N. Glytsis, and T. K. Gaylord, "Volume grating preferential-order focusing waveguide coupler," Opt. Lett., vol. 24, pp. 1708-1710, Dec. 1999.
59. S. M. Schultz, "High-efficiency volume grating coupler," Ph.D. dissertation, Georgia Inst. of Technology, 1999.
60. S. Ganguly, D. Lehther, and S. Pullela, "Clock distribution methodology for PowerPC™ microprocessors," J. VLSI Signal Process., vol. 16, pp. 181-189, June-July 1997.
61. K. M. Carrig, A. M. Chu, F. D. Ferraiolo, J. G. Petrovick, P. A. Scott, and R. J. Weiss, "A clock methodology for high-performance microprocessors," J. VLSI Signal Process., vol. 16, pp. 217-224, June-July 1997.
62. D. J. Hathaway, R. R. Habra, E. C. Schanzenbach, and S. J. Rothman, "Circuit placement, chip optimization, and wire routing for IBM IC technology," J. VLSI Signal Process., vol. 16, pp. 191-198, June-July 1997.
63. D. A. B. Miller, "Rationale and challenges for optical interconnects to electronic chips," Proc. IEEE, vol. 88, pp. 728-749, June 2000.
64. K. Glukh, J.-H. Lipian, R. Mimna, P. S. Neal, R. Ravikiran, L. F. Rhodes, R. A. Shick, and X.-M. Zhao, "High-performance polymeric materials for waveguide applications," in Proc. SPIE Linear, Nonlinear, and Power-limiting Organics, San Diego, CA, Aug. 2000, pp. 43-53.
65. C. L. Schow, J. D. Schaub, R. Li, J. Qi, and J. C. Campbell, "A 1-Gb/s monolithically integrated silicon NMOS optical receiver," IEEE J. Select. Topics Quantum Electron., vol. 4, pp. 1035-1039, Nov. 1998.
66. T. K. Woodward, A. V. Krishnamoorthy, A. L. Lentine, and L. M. F. Chirovsky, "Optical receivers for optoelectronic VLSI," IEEE J. Select. Topics Quantum Electron., vol. 2, pp. 106-115, Apr. 1996.
67. A. V. Krishnamoorthy and D. A. B. Miller, "Scaling optoelectronic-VLSI circuits into the 21st century: A technology roadmap," IEEE J. Select. Topics Quantum Electron., vol. 2, pp. 55-76, Apr. 1996.
68. D. A. V. Blerkom, C. Fan, M. Blume, and S. C. Esener, "Transimpedance receiver design optimization for smart pixel arrays," J. Lightwave Technol., vol. 16, pp. 119-126, Jan. 1998.