Bridge fault diagnosis using stuck-at fault simulation

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 19, Issue 4, 2000, Pages 489-495

  Wu, Jue ^a,b   Rudnick, Elizabeth M ^a,b  

^a SUN MICROSYSTEMS   (United States)

^b University of Illinois at Urbana Champaign   (United States)

Author keywords

Bridge fault diagnosis, byzantine generals problem, diagnostic fault simulation, failure analysis, feedback bridge faults

Indexed keywords

EID: 0001448647     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/43.838998     Document Type: Article

References (27)

1. D. P. Vallett, "1C failure analysis: The importance of test and diagnostics," IEEE Design Test Comput., vol. 13, pp. 76-82, Sept. 1997.
2. J. M. Soden, R. E. Anderson, and C. L. Henderson, "1C failure analysis: Magic, mystery, and science," IEEE Design Test Comput., vol. 13, pp. 59-69, Sept. 1997.
3. The National Technology Roadmap for Semiconductors, Semiconductor Industry Assoc., San Jose, CA, 1997.
4. P. G. Ryan, S. Rawat, and W. K. Fuchs, "Two-stage fault location," in Proc. Int. Test Conf., Oct. 1991, pp. 963-968.
5. P. G. Ryan and W. K. Fuchs, "Dynamic fault dictionaries and two-stage fault isolation," IEEE Trans. VLSI Syst., vol 6, pp. 176-180, Mar. 1998.
6. P. Ryan, "Compressed and Dynamic Fault Dictionaries for Fault Isolation," Coordinated Science Lab., Univ. Illinois, Urbana, IL, Tech. Rep. CRHC-94-19/UILU-ENG-94-2234, Aug. 1994.
7. J. Richman and K. R. Bowden, "The modern fault dictionary," in Proc. Int. Test Conf., Sept. 1985, pp. 696-702.
8. S. D. Millman, E. J. McCluskey, and J. M. Acken, "Diagnosing CMOS bridging faults with stuck-at fault dictionaries," in Proc. Int. Test Conf., Sept. 1990, pp. 860-870.
9. B. Chess, D. B. Lavo, F. J. Ferguson, and T. Larrabee, "Diagnosis of realistic bridging faults with single stuck-at information," in Proc. Int. Conf. Computer-Aided Design, Nov. 1995, pp. 185-192.
10. _, "Diagnosing realistic bridging faults with single stuck-at information," IEEE Trans. Computer-Aided Design, vol. 17, pp. 255-268, Mar. 1998.
11. R. C. Aitken and P. C. Maxwell, "Better models or better algorithms? Ontechniques to improve fault diagnosis," Hewlett-Packard J., Feb. 1995.
12. D. B. Lavo, T. Larrabee, and B. Chess, "Beyond the Byzantine generals: nexpected behavior and bridging fault diagnosis," in Proc. Int. Test onf., Oct. 1996, pp. 611-619.
13. J. M. Acken and S. D. Millman, "Accurate modeling and simulation of bridging faults," in Proc. Custom Integrated Circuits Conf., 1991, pp. 17.4.1-17.4.4.
14. [ 14] _, "Fault model evolution for diagnosis: Accuracy vs. precision," in Proc. Custom Integrated Circuits Conf., 1992.
15. E. M. Rudnick, W. K. Fuchs, and J.H. Patel, "Diagnostic fault simulation of sequential circuits," in Proc. Int. Test Conf., Sept. 1992, pp. 178-186.
16. Y. Gong and S. Chakravarty, "Locating bridging faults using dynamically computed stuck-at fault dictionaries," IEEE Trans. Computer-Aided Design, vol. 17, pp. 876-887, Sept. 1998.
17. "An algorithm for diagnosing two-line bridging faults in combinational circuits," in Proc. Design Automation Conf., June 1993, pp. 520-524.
18. J. Rearick and J.H. Patel, "Fast and accurate CMOS bridging fault simulation," in Proc. Int. Test Conf., 1993, pp. 54-62.
19. D. B. Lavo, B. Chess, T. Larrabee, F. J. Ferguson, J. Saxena, and K. M. Butler, "Bridging fault diagnosis in the absence of physical information," in Proc. Int. Test Conf., Nov. 1997, pp. 887-893.
20. S. Venkataraman, I. Hartanto, W. K. Fuchs, E. M. Rudnick, S. Chakravarty, and J. H. Patel, "Rapid diagnostic fault simulation of stuck-at faults in sequential circuits using compact lists," in Proc. Design Automation Conf., June 1995, pp. 133-138.
21. A. Jee and F. J. Ferguson, "Carafe: An inductive fault analysis tool for CMOS VLSI circuits," in Proc. VLSI Test Symp., 1993, pp. 527-531.
22. T. Chen and I. N. Hajj, "A hierarchical bridging fault extraction approach for VLSI circuit layouts," presented at the Proc. Int. Symp. on VLSI Tech., 1997, pp. 348-354.
23. R. Rajsuman, "An analysis of feedback bridging faults in MOS VLSI," in Proc. IEEE VLSI Test Symp., 1991, pp. 53-58.
24. H. Konuk and F. J. Ferguson, "Oscillation and sequential behavior caused by interconnect opens in digital CMOS circuits," in Proc. Int. Test Conf., Nov. 1997, pp. 597-606.
25. T. M. Niermann, W. T. Cheng, and J. H. Patel, "PROOFS: A fast, memory-efficient sequential circuit fault simulator," IEEE Trans. Computer-Aided Design, vol. 11, pp. 198-207, Feb. 1992.
26. T. M. Niermann and J. H. Patel, "HITEC: A test generation package for sequential circuits," in Proc. Eur. Conf. Design Automation (EDAC), Feb. 1991, pp. 214-218.
27. G. S. Greenstein and J. H. Patel, "E-PROOFS: A CMOS bridging fault simulator," in Proc. Int. Conf. Computer-Aided Design, Nov. 1992, pp. 268-271.