Fault model evolution for diagnosis: Accuracy vs precision

Proceedings of the Custom Integrated Circuits Conference

Volumn , Issue , 1992, Pages

  Acken, J M ^a   Millman, S D ^b  

^a INTEL CORPORATION   (United States)

^b MOTOROLA INC   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ACCURACY AND PRECISION; BRIDGING FAULT; FAULT MODEL; VOTING MODEL;

INTEGRATED CIRCUITS;

RANDOM ACCESS STORAGE;

EID: 84869995409     PISSN: 08865930     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/CICC.1992.591298     Document Type: Conference Paper

References (26)

1. Acken, J. M., "Testing for Bridging Faults (Shorts) in CMOS Circuits," Proc. 20th DAC, Miami Beach, FL, June 27-29, 1983, pp. 717-718.
2. Acken, J. M. and S. D. Millman, "Accurate Modeling and Simulation of Bridging Faults," Proc. 1991 CICC, May 6-9, 1991.
3. Armstrong, D. B., "On Finding a Nearly Minimal Set of Fault Detection Tests for Combinational Lo̊gic Nets," IEEE Trans. on Elect. Comput., Feb. 1966, pp. 66-73.
4. Banerjee, P., and J. A. Abraham, "Generating Tests for Physical Failures in MOS Logic Circuits," Proc. Int.Test Conf., Philadelphia, PA, Oct. 18-20, 1983, pp. 554-559.
5. Banerjee, P., and J. A. Abraham "Characterization and Testing of Physical Failures in MOS Logic Circuits" IEEE Design and Test, Aug. 1984, pp. 76-86.
6. Bryant, R. E., and M. D. Schuster, "Fault Simulation of MOS digital Circuits," VLSI Design, Oct. 1983, pp. 24-30.
7. Chang, H. Y., "A Method for Digitally Simulating Shorting Input Diode Failutes," The Bell Sys. Tech. J. No. 48, 1969, pp. 1957-1966.
8. Chen, H., R. Mathews and J. Newkirk, "Test Generation for MOS Circuits," Proc. Int. Test Conf., Philadelphia, PA, Oct. 16-20, 1984, pp. 70-79.
9. Chiang, K. W. and Z. G. Vranesic, "On Fault Detection In CMOS Logic Networks," Proc. 20th DAC, Miami Beach, FL, June, 27-29, 1983, pp. 50-56.
10. Eldred, R. D., "Test Routines Based on Symbolic Logical Statements," Journal of ACM, Jan. 1959, pp. 33-36.
11. Freeman, G. G., "Development of Logic Level CMOS Bridging Fault Models," CRC Technical Report No. 86-10, Stanford University, July 1986.
12. Galey, J. M., R. E. Norby, J. P. Roth, "Techniques for the Diagnosis of Switching Circuit Failures," IEEE Trans. Comput and Elect., Sept. 1964, pp. 509-514.
13. Galiay, J., Y. Crouzet, and M. Vergniault, "Physical Versus Logical Fault Models MOS LSI Circuits: Impact on Their Testability," IEEE Trans. Comput., Vol. C-29, No. 6, June 1980, pp. 527-531.
14. Maly, W., "Realistic Fault Modeling for VLSI Testing," Proc. 24th DAC, Miami Beach, FL, June 28-July 1, 1987, pp. 173-180.
15. Mei, K., "Bridging and Stuck-At Faults," IEEE Trans. Comput., Vol. C-23, July 1974, pp. 720-727.
16. Millman, S. D., and E. J. McCluskey, "Detecting Bridging Faults with Stuck-at Test Sets," Proc. Int. Test Conf., Washington, D.C., Sept. 12-14, 1988, pp. 773-783.
17. Millman, S. D., Nonclassical Faults in CMOS Digital Integrated Circuits, Ph.D. Thesis, Stanford University, Stanford, CA., Dec. 1989.
18. Millman, S. D., J. M. Acken, and E. J. McCluskey, "Diagnosing CMOS Bridging Faults with Stuck-At Fault Dictionaries," Proc. Int. Test Conf., Washington, D. C., Sept. 10-14, 1990, pp. 860-870.
19. Nicolaidis, M., "Shorts in Self-Checking Circuits," Proc. Int. Test Conf., Washington, D.C., Sept. 1-3, 1987, pp. 408-417.
20. Poage, J. F., "Derivation of Optimum Tests to Detect Faults in Combinational Circuits," Proc. 1963 Symp. on Math. Theory of Automata, 1963, pp. 483-528.
21. Roth, J. P. "Diagnosis of Automata Failures: A Calculus and a Method," IBM J. of Res. and Devel., July 1966, pp. 278-291.
22. Shen, J. P., W. Maly, and F. J. Ferguson, "Inductive Fault Analysis of MOS Integrated Circuits," IEEE Design & Test, Dec. 1985, pp. 13-26.
23. Timoc, C., M. Buehler, T. Griswold, C. Pina, F. Stott, and L. Hess, "Logic Models of Physical Failures," Proc. Int. Test Conference, Philadelphia, PA, Oct. 18-20, 1983, pp. 546-553.
24. Wadsack, R. L., "Fault Modeling and Logic Simulation of CMOS and MOS Integrated Circuits," The Bell Sys.Tech. J., Vol 75. No. 5, May-June 1978, pp. 1449-1474.
25. Yarbrough, W. J., A Testing Methodology and Test Chip Design Strategy for IC Fabrication Process Assessment, Problem Diagnosis, and Yield Analysis, Ph.D. Thesis, Stanford University, Stanford, CA, April, 1988.
26. Zasio, J. J.,"Non Stuck Fault Testing of CMOS VLSI," Proc. Compcon Srping 1985, Feb, 1985, pp. 388-391.