Runtime adaptive circuit switching and flow priority in noc-based mPSoCs

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 23, Issue 6, 2015, Pages 1077-1088

  Ruaro, Marcelo ^a   Carara, Everton Alceu ^a   Moraes, Fernando Gehm ^b  

^a PONTIFICAL CATHOLIC UNIVERSITY OF RIO GRANDE DO SUL   (Brazil)

^b FEDERAL UNIVERSITY OF SANTA MARIA   (Brazil)

Author keywords

Adaptability; MPSoC; NoC; quality of service (QoS).

Indexed keywords

MULTIPROCESSING SYSTEMS; NETWORK-ON-CHIP; SWITCHING; SYSTEM-ON-CHIP; TELECOMMUNICATION NETWORKS;

ADAPTABILITY; BEST-EFFORT APPLICATIONS; COMMUNICATION SWITCHING; MPSOC; NOC; PROCESSING ELEMENTS; QUALITY OF SERVICE (QOS) GUARANTEES; SCHEDULING POLICIES;

QUALITY OF SERVICE;

EID: 85027926997     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/TVLSI.2014.2331135     Document Type: Article

References (22)

1. (2012). Tile-GX Processor Family, Tilera [Online]. Available: http://www.tilera.com/products/processors/TILE-Gx-Family.
2. J. Howard et al., "A 48-core IA-32 message-passing processor with DVFS in 45 nm CMOS"in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Paper (ISSCC), Feb. 2010, pp. 108-109
3. C. Wang and N. Bagherzadeh, "Design and evaluation of a high throughput QoS-aware and congestion-aware router architecture for network-onchip"in Proc. 20th Euromicro Int. Conf. Parallel, Distrib. Netw.-Based Process. (PDP), Feb. 2012, pp. 457-464
4. C. Wissem, B. Attia, A. Noureddine, A. Zitouni, and R. Tourki, "A quality of service network on chip based on a new priority arbitration mechanism"in Proc. Int. Conf. Microelectron. (ICM), Dec. 2011, pp. 1-6
5. M. R. Kakoee, V. Bertacco, and L. Benini, "ReliNoC: A reliable network for priority-based on-chip communication"in Proc. Design, Autom. &Test Eur. Conf. &Exhibit. (DATE), Mar. 2011, pp. 1-6
6. E. Bolotin, I. Cidon, R. Ginosar, and A. Kolodny, "QNoC: QoS architecture and design process for network on chip"J. Syst. Archit., vol 50, nos. 2-3, pp. 105-12, Feb. 2004
7. Y. Salah and R. Tourki, "Design and FPGA implementation of a QoS router for NoC"in Proc. 3rd Int. Conf. Next Generation Netw. Services (NGNS), Dec. 2011, pp. 84-89
8. W. Fan, L. Xiang, and S. Hui, "The QoS mechanism for NoC router by dynamic virtual channel allocation and dual-net infrastructure"in Proc. Int. Conf. Comput. Problem-Solving (ICCP), Oct. 2011, pp. 1-5
9. A. K. Lusala and J.-D. Legat, "Combining SDM-based circuit switching with packet switching in a NoC for real-time application"in Proc. IEEE Int. Symp. Circuits Syst. (ISCAS), May 2011, pp. 2505-2508
10. M. A. A. Faruque, J. Jahn, T. Ebi, and J. Henkel, "Runtime thermal management using software agents for multi-and many-core arquiteture"IEEE Design Test, vol. 27, no. 6, pp. 58-68, Nov./Dec. 2010
11. M. Fattah, M. Daneshtalab, P. Liljeberg, and J. Plosila, "Exploration of MPSoC monitoring and management systems"in Proc. 6th Int. Workshop Reconfig. Commun.-Centric Syst.-Chip (ReCoSoC), Jun. 2011, pp. 1-3
12. M. Winter and G. P. Fettweis, "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling"in Proc. Design, Autom. &Test Eur. Conf. &Exhibit. (DATE), Mar. 2011, pp. 1-6
13. S. Saponara, T. Bacchillone, E. Petri, L. Fanucci, R. Locatelli, and M. Coppola, "Design of a NoC interface macrocell with hardware support of advanced networking functionalities"IEEE Trans. Comput., vol. 63, no. 3, pp. 609-621, Mar. 2014
14. J. Joven, A. Marongiu, F. Angiolini, L. Benini, and G. de Micheli, "Exploring programming model-driven QoS support for NoC-based platform"in Proc. 8th IEEE/ACM/IFIP Int. Conf. Hardw./Softw. Codesign Syst. Synthesis (CODES/ISSS), Oct. 2010, pp. 65-74
15. A. Motakis, G. Kornaros, and M. Coppola, "Dynamic resource management in modern multicore SoCs by exposing NoC services"in Proc. 6th Int. Workshop Reconfig. Commun.-Centric Syst.-Chip (ReCoSoC), Jun. 2011, pp. 1-7
16. Y. Cui, W. Zhang, and H. Yu, "Decentralized agent based re-clustering for task mapping of tera-scale network-on-chip system"in Proc. IEEE Int. Symp. Circuits Syst. (ISCAS), May 2012, pp. 2437-2440
17. X. Liao and T. Srikanthan, "A scalable strategy for runtime resource management on NoC based manycore systems"in Proc. 13th Int. Symp. Integr. Circuits (ISIC), Dec. 2011, pp. 297-300
18. X. Lin, P. K. McKinley, and L. M. Ni, "Deadlock-free multicast wormhole routing in 2-D mesh multicomputers"IEEE Trans. Parallel Distrib. Syst., vol. 5, no. 8, pp. 793-804, Aug. 1994
19. E. A. Carara and F. G. Moraes, "Flow oriented routing for NoCs"in Proc. IEEE Int. Syst. Chip Conf. (SoCC), Sep. 2010, pp. 367-370
20. E. Carara, N. Calazans, and F. Moraes, "Differentiated communication services for NoC-based MPSoCs"IEEE Trans. Comput., vol. 63, no. 3, pp. 595-608, Mar. 2014
21. M. A. A. Faruque, T. Ebi, and J. Henkel, "AdNoC: Runtime adaptive network-on-chip architecture"IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 20, no. 2, pp. 257-269, Feb. 2012
22. L. Fiorin, G. Palermo, and C. Silvano, "A monitoring system for NoCs"in Proc. 3rd Int. Workshop Netw. Chip Archit. (NoCArc), 2010, pp. 25-30