Decentralized agent based re-clustering for task mapping of Tera-scale network-on-chip system

ISCAS 2012 - 2012 IEEE International Symposium on Circuits and Systems

Volumn , Issue , 2012, Pages 2437-2440

  Cui, Yingnan ^a   Zhang, Wei ^a   Yu, Hao ^b  

^a NANYANG TECHNOLOGICAL UNIVERSITY   (Singapore)

^b NANYANG TECHNOLOGICAL UNIVERSITY   (Singapore)

Author keywords

Application mapping; NoC; Re cluster; Tera scale

Indexed keywords

DISTRIBUTED COMPUTER SYSTEMS; ENERGY UTILIZATION; MAPPING; SERVERS;

APPLICATION MAPPING; HIGH PERFORMANCE COMPUTING; HIGH PERFORMANCE COMPUTING SYSTEMS; LARGE-SCALE COMPUTING SYSTEMS; NETWORK-ON-CHIP SYSTEMS; ON CHIP COMMUNICATION; RE CLUSTERS; TERA-SCALE;

NETWORK-ON-CHIP;

EID: 85085399548     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/iscas.2012.6271791     Document Type: Conference Paper

References (19)

1. S. Vangal and et al., "An 80-Tile 1.28 TFLOPS Network-on-Chip in 65nm CMOS," in Proc.of Int. Solid-State Circuits Conference, pp.98-589, 2007.
2. Bruce Edwards et al., "TILE64TM Processor: A 64-Core SoC with Mesh Interconnect," in Proc.of Int. Solid-State Circuits Conference, pp.88-598, 2008.
3. L. Benini and G. De Micheli, "Networks on Chips: A new SoC paradigm," IEEE Computer, vol. 35, pp.70-78, Jan. 2002.
4. J. Henkel, W. Wolf, and S. Chakradhar, "On-chip networks: A scalable, communication-centric embedded system design paradigm," in Proc. of Int. Conf. on VLSI Design, pp. 845-851, 2004.
5. S. Amir, M. Asif, and M. Mustafa, "The Pivotal Role of Tera-scale Performance in Future Networks: Sequoia vs Multi-core Teraflop Chip," in Proc. of Int. Conf. on Future Networks, pp. 265-268, 2010.
6. J. Hu and R. Marculescu, "Exploiting the routing flexibility for energy/performance aware mapping of regular NoC architectures," in Proc. of Design, Automation and Test in Europe, pp. 10688-10693, 2003.
7. T. Lei and S. Kumar, "A two-step genetic algorithm for mapping task graphs to a network on chip architecture," in Proc. of Euromicro symposium on Digital Systems Design, pp. 180-189, 2003.
8. A. Hansson, K. Goossens, and A. Radulescu, "A unified approach to constrained mapping and routing on networkon-chip architectures," in Proc. of Int. Conf. on Hardware/software Codesign and system synthesis, pp. 75-80, 2005.
9. C. Marcon, E. Moreno, N. Calazans, and F. Moraes, "Comparision of network-onchip mapping algorithms trageting low energy consumption," in IET Computer & digital techniques, vol.2, pp. 471-482, Nov. 2008.
10. L. Smit and et al, "Runtime mapping of applications to a heterogeneous reconfigurable tiled system on chip architecture," in Proc. of Int. Conf. on Field- Programmable Technology, pp. 421-424, 2004.
11. H. Broersma and et al, "The computational complexity of the minimum weight processor assignment problem," in Proc. of Int. Workshop on Graph-theoretic concepts in computer science, pp. 189-200, 2004.
12. E. Carvalho and F. Moraes, "Congestion-aware Task Mapping in Heterogeneous MPSoCs," in Proc. of Int. Symposium on System-on-Chip, pp. 1-4, 2008.
13. E. Carvalho, N. Calazans, and F. Moraes, "Heuristics for Dynamic Task Mapping in NoC-based Heterogeneous MPSoCs," in Proc. of Int. Workshop on Rapid System Prototyping, pp. 34-40, 2007.
14. M. Al Faruque, R. Krist, and J. Henkel, "ADAM: Runtime agent-based distributed application mapping for on-chip communication." in Proc. of Design Automation Conf., pp. 760 - 765,2008.
15. T. Ye, L. Benini and G. De Micheli, "Analysis of power consumption on switch fabrics in network routers," in Proc. of Design Automation Conf., pp. 524-529, 2002.
16. J. Hu and R. Marculescu, "Energy-aware mapping for tilebased NoC architectures under performance constraints," in Proc. of Asia and South Pacific Design Automation Conf., pp. 233-239, 2003.
17. H. Wang, L. Peh, and S. Malik, "A technology-aware and energy-oriented topology exploration for on-chip networks," in Proc. of Design, Automation and Test in Europe, pp. 1238-1243, 2005.
18. R. Dick, D. Rhodes, and W. Wolf, "TGFF: Task graphs for free," in Proc. of Int. workshop on Hardware /software Codesign, pp. 97-101, 1998.
19. S. Tosun, "New heuristic algorithms for energy aware application mapping and routing on mesh-based NoCs", in Journal of System Architectur, vol. 57, pp. 69-78, Jan. 2011.