Guaranteed service virtual channel allocation in NoCs for run-time task scheduling

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2011, Pages 419-424

  Winter, Markus ^a   Fettweis, Gerhard P ^a  

^a DRESDEN UNIVERSITY OF TECHNOLOGY   (Germany)

Author keywords

channel allocation; guaranteed service; Network on Chip; Quality of Service; virtual channel

Indexed keywords

CHANNEL ALLOCATION; DISTRIBUTED CHANNELS; GUARANTEED SERVICE; NETWORK-ON-CHIP; PACKET-SWITCHED; PROGRAMMING MODELS; RUNTIMES; TASK-SCHEDULING; VIRTUAL CHANNELS;

COMMUNICATION CHANNELS (INFORMATION THEORY); COMPUTER PROGRAMMING; JITTER; MULTITASKING; QUALITY OF SERVICE; ROUTERS; SCHEDULING; SCHEDULING ALGORITHMS; VLSI CIRCUITS;

EMBEDDED SYSTEMS;

EID: 79957548188     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (16)

1. L. Benini and G. Micheli. Networks on Chips: A New SoC Paradigm. Computer, 45(1):70-78, January 2002. (Pubitemid 34069383)
2. E. Bolotin and et al. QNoC: QoS Architecture and Design Process for Network-on-Chip. Systems Architecture, 50:105-128, 2004.
3. W. Dally and B. Towles. Route Packets, Not Wires: On-Chip Interconnection Networks. In Proc. of DAC, pages 84-89, June 2001.
4. K. Goossens, J. Dielissen, and A. Radulescu. AEthereal Network on Chip: Concepts, Architectures and Implementations. IEEE Design and Test of Computers, 22(5):21-31, September-October 2005.
5. A. Hansson and K. Goossens. Trade-offs in the Configuration of a Network-on-Chip for Multiple Use-Cases. In Proc. of NOCS, pages 233-242, May 2007.
6. A. Hansson, K. Goossens, and A. Radulescu. A Unified Approach to Constrained Mapping and Routing on Network-on-Chip Architectures. In Proc. of 3rd Int. Conf. on HW/SW Codesign and System Synthesis, pages 75-80, 2005.
7. J. Hu and R. Marculescu. Energy-Aware Communication and Task Scheduling for Network-on-Chip Architectures under Real-Time Constraints. In Proc. of DATE, pages 234-239, February 2004.
8. L. Huelsbergen. A Representation for Dynamic Graphs in Reconfigurable Hardware and its Application to Fundamental Graph Algorithms. In Proc. ACM/SIGDA 8th Int. Symp. on FPGAs, pages 105-115, 2000.
9. N. Kavaldijev and et al. Providing QoS Guarantees in a NoC by Virtual Channel Reservation. In Proc. of Int. Workshop on Applied and Reconfigurable Computing (ARC), March 2006.
10. T. Limberg, B. Ristau, and G. Fettweis. Real-Time Programming Model for Heterogeneous MPSoCs. In Proc of SAMOS, pages 75-84, July 2008.
11. T. Marescaux and et al. Dynamic Time-Slot Allocation for QoS Enabled Networks on Chip. In Proc. of Workshop on Embedded Systems for Real-Time Multimedia, pages 47-52, September 2005.
12. O. Mencer, Z. Huang, and L. Huelsbergen. HAGAR: Efficient Multi-Context Graph Processors. In Proc. 12th Int. Conf. on Field-Programmable Logic and Applications, pages 915-924, 2002.
13. M. Millberg and et al. Guaranteed Bandwidth using Looped Containers in Temporally Disjoint Networks within the Nostrum Network on Chip. In Proc. of DATE, pages 890-895, February 2004.
14. O. Moreira, J.-D. Mol, and M. Bekooij. Online Resource Management in a Multiprocessor with a Network-on-Chip. In Proc. of ACM Symposium on Applied Computing, pages 1557-1564, 2007.
15. V. Nollet and et al. Centralized Run-Time Resource Managment in a Network-on-Chip Containing Reconfigurable Hardware Tiles. In Proc. of DATE, pages 234-239, 2005.
16. M. Winter and G. Fettweis. A Network-on-Chip Channel Allocator for Run-Time Task Scheduling in Multi-Processor System-on-Chips. In Proc. of 11th Euromicro Conference on Digital System Design (DSD), pages 133-140, September 2008.