Runtime thermal management using software agents for multi- and many-core architectures

IEEE Design and Test of Computers

Volumn 27, Issue 6, 2010, Pages 58-68

  Al Faruque, Mohammad ^a   Jahn, Janmartin ^a   Ebi, Thomas ^a   Henkel, Joerg ^a  

^a KARLSRUHE INSTITUTE OF TECHNOLOGY   (Germany)

Author keywords

adaptable architectures; design and test; distributed systems; hardware reliability; multiagent systems; multicore; on chip interconnection networks; single chip multiprocessors

Indexed keywords

ADAPTABLE ARCHITECTURE; DESIGN AND TEST; DISTRIBUTED SYSTEMS; HARDWARE RELIABILITY; MULTI CORE; ON-CHIP INTERCONNECTION NETWORK; SINGLE-CHIP MULTIPROCESSORS;

INTERCONNECTION NETWORKS; MICROPROCESSOR CHIPS; MULTI AGENT SYSTEMS; MULTIPROCESSING SYSTEMS; NANOTECHNOLOGY; NETWORK ARCHITECTURE; SOFTWARE AGENTS;

TEMPERATURE CONTROL;

EID: 78650037215     PISSN: 07407475     EISSN: None     Source Type: Journal    
DOI: 10.1109/MDT.2010.94     Document Type: Article

References (12)

1. J.M. Rabaey and S. Malik, "Challenges and Solutions for Late- and Post-Silicon Design," IEEE Design and Test, vol. 25, no. 4, 2008, pp. 296-302.
2. G.M. Link and N. Vijaykrishnan, "Thermal Trends in Emerging Technologies," Proc. 7th Int'l Symp. Quality Electronic Design (ISQED 06), IEEE CS Press, 2006, pp. 625-632.
3. J. Srinivasan et al., "Lifetime Reliability: Toward an Architectural Solution," IEEE Micro, vol. 25, no. 3, 2005, pp. 70-80.
4. B. Li, L.-S. Peh, and P. Patra, "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration," Proc. 2nd ACM/IEEE Int'l Symp. Networkson- Chip (NOCS 08), IEEE CS Press, 2008, pp. 117-126.
5. O.S. Unsal et al., "Impact of Parameter Variations on Circuits and Microarchitecture," IEEE Micro, vol. 26, no. 6, 2006, pp. 30-39.
6. T. Ebi, M.A. Al Faruque, and J. Henkel, "TAPE: Thermal- Aware Agent-Based Power Economy for Multi/Manycore Architectures," Proc. Int'l Conf. Computer-Aided Design (ICCAD 09), IEEE CS Press, 2009, pp. 302-309.
7. S. Garg et al., "Technology-Driven Limits on DVFS Controllability of Multiple Voltage-Frequency Island Designs: A System-Level Perspective," Proc. 46th Conf. Design Automation (DAC 09), ACM Press, 2009, pp. 818-821.
8. I. Yeo, C.C. Liu, and E.J. Kim, "Predictive Dynamic Thermal Management for Multicore Systems," Proc. 45th Design Automation Conf. (DAC 08), ACM Press, 2008, pp. 734-739.
9. M. Gomaa, M.D. Powell, and T.N. Vijaykumar, "Heatand- Run: Leveraging SMT and CMP to Manage Power Density through the Operating System," SIGOPS Operating Systems Rev., vol. 38, no. 5, 2004, pp. 260-270.
10. M.A. Al Faruque, R. Krist, and J. Henkel, "ADAM: Run- Time Agent-Based Distributed Application Mapping for On-Chip Communication," Proc. 45th Conf. Design Automation (DAC 08), ACM Press, 2008, pp. 760-765.
11. S.R. White et al., "Autonomic Computing: Architectural Approach and Prototype," Integrated Computer-Aided Eng., vol. 13, no. 2, 2006, pp. 173-188.
12. J. Howard et al., "A 48-Core IA-32 Message-Passing Processor with DVFS in 45nm CMOS," Proc. Int'l Solid-State Circuits Conf. (ISSCC 10), IEEE Press, 2010, pp. 108-109.