ReliNoC: A reliable network for priority-based on-chip communication

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2011, Pages 667-672

  Kakoee, Mohammad Reza ^a   Bertacco, Valeria ^b   Benini, Luca ^a  

^a UNIVERSITY OF BOLOGNA   (Italy)

^b UNIVERSITY OF MICHIGAN   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

AREA OVERHEAD; CONTROL OVERHEAD; DATA PACKET; FAULTY ELEMENTS; INHERENT REDUNDANCY; LOW PRIORITIES; LOW-YIELD; NETWORK-ON-CHIP ARCHITECTURES; NETWORKS ON CHIPS; ON CHIP COMMUNICATION; PHYSICAL CHANNELS; PRIORITY-BASED; SCALED TECHNOLOGIES; SWITCH ARCHITECTURES; VIRTUAL CHANNELS;

COMPUTER ARCHITECTURE; MICROPROCESSOR CHIPS; QUALITY OF SERVICE; VLSI CIRCUITS;

NETWORK ARCHITECTURE;

EID: 79957548187     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (27)

1. F. Gilabert et al., "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-Processor Systems-on-Chip," Proc. ACM/IEEE NoCS, pp. 165-172, 2010.
2. W. J. Dally et al. "The reliable router: A reliable and high-performance communication substrate for parallel computers," Proc. PCRCW, pp. 241-255, 1994.
3. K. Constantinides et al. "BulletProof: a defect-tolerant CMP switch architecture," Proc. IEEE HPCA, pp. 5-16, 2006.
4. David Fick et al., "Vicis: A Reliable Network for Unreliable Silicon," Proc. ACM/IEEE DAC, pp. 812-817, 2009.
5. D. Fick et al.,"A highly resilient routing algorithm for fault-tolerant NoCs," Proc. ACM/IEEE DATE, pp. 21-26, 2009.
6. M. E. Gomez et al., "An efficient fault-tolerant routing methodology for meshes and tori," IEEE Computer Architecture Letters, vol. 3, No. 1, pp. 3-3, 2004.
7. S. Rodrigo et al., "Addressing Manufacturing Challenges with Cost-Efficient Fault Tolerant Routing,", Proc. ACM/IEEE NoCS, pp. 25-32, 2010.
8. C.-T. Ho et al., "A new approach to fault-tolerant wormhole routing for mesh-connected parallel computers," IEEE Trans. on Computers, Vol. 53, No. 4, pp. 427-439, 2004.
9. S. Borkar,"Microarchitecture and design challenges for gigascale integration," Proc. ACM/IEEE MICRO, keynote address, pp. 3-3, 2004.
10. J. Flich et al., "An efficient Implementation of Distributed Routing Algorithms for NoCs," Proc. ACM/IEEE NoCS, pp. 87-96 , 2008.
11. A. Alaghi et al., "Online NoC Switch Fault Detection and Diagnosis Using a High Level Fault Model," Proc. IEEE DFT, pp. 21-29, 2007.
12. W.J.Dally "Virtual-Channel Flow Control," Proc. ACM/IEEE ISCA, pp. 60-68, 1990.
13. T. Bjerregaard et al., "A survey of research and practices of network-on-chip," ACM Computer Survey, Vol. 38, No. 1, 2006.
14. N.Banerjee et al., "A Power and Performance Model for Network-on-Chip Architectures," Proc. ACM/IEEE DATE, pp. 21250, 2004.
15. A.Mello et al., "Virtual Channels in Networks-on-Chip: Implementation and Evaluation on Hermes NoC," Proc. ACM/IEEE SBCCI, pp. 178-183, 2005.
16. S.Noh et al. "Multiplane Virtual Channel Router for Network-on-Chip Design," Proc. IEEE ICCE, pp. 348-351, 2006.
17. Young Jin Yoon et al."Virtual channels vs. multiple physical networks: a comparative analysis," Proc. ACM/IEEE DAC, PP. 162-165, 2010.
18. W. Peterson et al., Error-Correcting Codes, 2nd ed. Cambridge, MA: MIT Press, 1972.
19. A. Agarwal et al., "Process variation in embedded memories: Failure analysis and variation aware architecture," IEEE J. Solid-State Circuits, Vol. 40, No. 9, pp. 1804-1814, 2005.
20. M. Hosseinabadi et al., "A Concurrent Testing Method for NoC Switches," Proc. ACM/IEEE DATE, pp. 1171-1176, 2006.
21. D. Bertozzi et al., "Xpipes:A network-on-chip architecture for gigascale system-on-chip," IEEE Circuits Syst. Mag., Vol. 4, No. 2, pp. 18-31, 2004.
22. M. R. Kakoee et al., "A new physical routing approach for robust bundled signaling on NoC links," Proc. ACM/IEEE GLSVLSI, pp. 3-8, 2010.
23. F. Fazzino et al, Noxim: Network-on-chip simulator [Online]. http://noxim.sourceforge.net
24. Christian Bienia et al., "The PARSEC benchmark suite: characterization and architectural implications," Proc. ACM PACT, pp. 72-81, 2008.
25. P. S. Magnusson et al., "Simics: A full system simulation platform," IEEE Computer, Vol. 35, No. 2, pp. 50-58, 2002.
26. M. M. K. Martin et al., "Multifacet's general execution-driven multiprocessor simulator (GEMS) toolset," SIGARCH Computer Architecture News, Vol. 33, No. 4, pp. 92-99, 2005.
27. L.-S. Peh et al., "GARNET: A detailed on-chip network model inside a full-system simulator," Proc. IEEE ISPASS, pp. 33-42, 2009.