A mixed-signal implementation of a polychronous spiking neural network with delay adaptation

Frontiers in Neuroscience

Volumn , Issue 8 MAR, 2014, Pages

  Wang, Runchun M ^a   Hamilton, Tara J ^a   Tapson, Jonathan C ^a   van Schaik, André ^a  

^a WESTERN SYDNEY UNIVERSITY   (Australia)

Author keywords

Analog implementation; Mixed signal implementation; Multiplexed neuron array; Neuromorphic engineering; Polychronous spiking neural network

Indexed keywords

ADAPTATION; ARTICLE; ELECTRIC POTENTIAL; MEMORY; NERVE CELL NETWORK; NERVE CELL PLASTICITY; NERVE FIBER; PATTERN GENERATOR; PATTERN RECOGNITION; POLYCHRONOUS SPIKING NEURAL NETWORK; POSTSYNAPTIC POTENTIAL; SPIKE; SYNAPSE;

EID: 84898031109     PISSN: 16624548     EISSN: 1662453X     Source Type: Journal    
DOI: 10.3389/fnins.2014.00051     Document Type: Article

References (38)

1. Arthur, J. V., and Boahen, K. (2004). "Recurrently connected silicon neurons with active dendrites for one-shot learning," in 2004 IEEE International Joint Conference on Neural Networks (IEEE Cat. No.04CH37541) (IEEE) (Vancouver, BC), 1699-1704. doi: 10.1109/IJCNN.2004.1380858.
2. Basu, A., Ramakrishnan, S., Petre, C., Koziol, S., Brink, S., and Hasler, P. E. (2010). Neural dynamics in reconfigurable silicon. IEEE Trans. Biomed. Circuits Syst. 4, 311-319. doi: 10.1109/TBCAS.2010.2055157.
3. Boahen, K. (2000). Point-to-point connectivity between neuromorphic chips using address events. IEEE Trans. Circuits Syst. II Analog Digit. Signal Process. 47, 416-434. doi: 10.1109/82.842110.
4. Brink, S., Nease, S., Hasler, P., Ramakrishnan, S., Wunderlich, R., Basu, A., et al. (2013). A learning-enabled neuron array IC based upon transistor channel models of biological phenomena. IEEE Trans. Biomed. Circuits Syst. 7, 71-81. doi: 10.1109/TBCAS.2012.2197858.
5. Cauwenberghs, G. (1996). "Analog VLSI long-term dynamic storage," in 1996 IEEE International Symposium on Circuits and Systems. Circuits and Systems Connecting the World. ISCAS 96 (IEEE) (Atlanta, GA), 334-337. doi: 10.1109/ISCAS.1996.541601.
6. Dowrick, T., Hall, S., and McDaid, L. (2013). A simple programmable axonal delay scheme for spiking neural networks. Neurocomputing 108, 79-83. doi: 10.1016/j.neucom.2012.12.004.
7. Gao, C., and Hammerstrom, D. (2007). Cortical models onto CMOL and CMOS-architectures and performance/price. IEEE Trans. Circuits Syst. I Regul. Pap. 54, 2502-2515. doi: 10.1109/TCSI.2007.907830.
8. Gerstner, W., Kempter, R., van Hemmen, J. L., and Wagner, H. (1996). A neuronal learning rule for sub-millisecond temporal coding. Nature 383, 76-81. doi: 10.1038/383076a0.
9. Goldberg, D., Cauwenberghs, G., and Andreou, A. (2001). Probabilistic synaptic weighting in a reconfigurable network of VLSI integrate-and-fire neurons. Neural Netw. 14, 781-793. doi: 10.1016/S0893-6080(01)00057-0.
10. Harkin, J., Morgan, F., Hall, S., Dudek, P., Dowrick, T., and McDaid, L. (2008). "Reconfigurable platforms and the challenges for large-scale implementations of spiking neural networks," in 2008 International Conference on Field Programmable Logic and Applications (IEEE) (Heidelberg), 483-486. doi: 10.1109/FPL.2008.4629989.
11. Harkin, J., Morgan, F., McDaid, L., Hall, S., McGinley, B., and Cawley, S. (2009). A reconfigurable and biologically inspired paradigm for computation using network-on-chip and spiking neural networks. Int. J. Reconfig. Comput. 2009, 1-13. doi: 10.1155/2009/908740.
12. Hasler, J., and Marr, B. (2013). Finding a roadmap to achieve large neuromorphic hardware systems. Front. Neurosci. 7:118. doi: 10.3389/fnins.2013.00118.
13. Horio, Y., Ymamamoto, M., and Nakamura, S. (1990). Active analog memories for neuro-computing. IEEE Int. Symp. Circuits Syst. 4, 2986-2989. doi: 10.1109/ISCAS.1990.112638.
14. Hussain, S., Basu, A., Wang, R., and Hamilton, T. (in press). Delay learning architectures for memory and classification. Neurocomputing 1-27.
15. Hussain, S., Basu, A., Wang, M., and Hamilton, T. J. (2012). "DELTRON: neuromorphic architectures for delay based learning," in 2012 IEEE Asia Pacific Conference on Circuits and Systems (IEEE) (Kaohsiung), 304-307. doi: 10.1109/APCCAS.2012.6419032.
16. Izhikevich, E. M. (2003). Simple model of spiking neurons. IEEE Trans. Neural Netw. 14, 1569-1572. doi: 10.1109/TNN.2003.820440.
17. Izhikevich, E. M. (2006). Polychronization: computation with spikes. Neural Comput. 18, 245-282. doi: 10.1162/089976606775093882.
18. Johansson, C., and Lansner, A. (2007). Towards cortex sized artificial neural systems. Neural Netw. 20, 48-61. doi: 10.1016/j.neunet.2006.05.029.
19. Levy, W. B., and Baxter, R. A. (1996). Energy efficient neural codes. Neural Comput. 8, 531-543. doi: 10.1162/neco.1996.8.3.531.
20. Liu, S., Kramer, J., Indiveri, G., Delbrück, T., and Douglas, R. (2002). Analog VLSI: Circuits and Principles. Cambridge, MA: MIT Press.
21. Masuda, N., and Aihara, K. (2003). Duality of rate coding and temporal coding in multilayered feedforward networks. Neural Comput. 15, 103-125. doi: 10.1162/089976603321043711.
22. Mihalas, S., and Niebur, E. (2009). A generalized linear integrate-and-fire neural model produces diverse spiking behaviors. Neural Comput. 21, 704-718. doi: 10.1162/neco.2008.12-07-680.
23. Minkovich, K., Srinivasa, N., Cruz-Albrecht, J. M., Cho, Y., and Nogin, A. (2012). Programming time-multiplexed reconfigurable hardware using a scalable neuromorphic compiler. IEEE Trans. Neural Netw. Learn. Syst. 23, 889-901. doi: 10.1109/TNNLS.2012.2191795.
24. Mirhassani, M., Ahmadi, M., and Miller, W. C. (2007). A feed-forward time-multiplexed neural network with mixed-signal neuron-synapse arrays. Microelectron. Eng. 84, 300-307. doi: 10.1016/j.mee.2006.02.014.
25. Python, D., and Enz, C. C. (2001). A micropower class-AB CMOS log-domain filter for DECT applications. IEEE J. Solid State Circuits 36, 1067-1075. doi: 10.1109/4.933462.
26. Saighi, S., Levi, T., Belhadj, B., Malot, O., and Tomas, J. (2010). "Hardware system for biologically realistic, plastic, and real-time spiking neural network simulations," in 2010 International Joint Conference on Neural Networks (Barcelona), 1-7. doi: 10.1109/IJCNN.2010.5596979.
27. Schemmel, J., Fieres, J., and Meier, K. (2008). "Wafer-scale integration of analog neural networks," in 2008 International Joint Conference on Neural Networks (IEEE World Congr. Comput. Intell.) (Hong Kong), 431-438. doi: 10.1109/IJCNN.2008.4633828.
28. Scholze, S., Schiefer, S., Partzsch, J., Hartmann, S., Mayr, C. G., Höppner, S., et al. (2011). VLSI implementation of a 2.8 Gevent/s packet-based AER interface with routing and event sorting functionality. Front. Neurosci. 5:117. doi: 10.3389/fnins.2011.00117.
29. Sheik, S., Chicca, E., and Indiveri, G. (2012). "Exploiting device mismatch in neuromorphic VLSI systems to implement axonal delays," in 2012 International Joint Conference on Neural Networks (Brisbane, QLD), 1-6. doi: 10.1109/IJCNN.2012.6252636.
30. Sheik, S., Pfeiffer, M., Stefanini, F., and Indiveri, G. (2013). "Spatio-temporal spike pattern classification in neuromorphic systems," in Biomimetic and Biohybrid Systems, eds N. F. Lepora, A. Mura, H. G. Krapp, P. F. M. J. Verschure, and T. J. Prescott (Heidelberg: Springer), 262-273. doi: 10.1007/978-3-642-39802-5_23.
31. Van Rullen, R., and Thorpe, S. J. (2001). Rate coding versus temporal order coding: what the retinal ganglion cells tell the visual cortex. Neural Comput. 13, 1255-1283. doi: 10.1162/08997660152002852.
32. Vogelstein, R. J., Mallik, U., Vogelstein, J. T., and Cauwenberghs, G. (2007). Dynamically reconfigurable silicon array of spiking neurons with conductance-based synapses. IEEE Trans. Neural Netw. 18, 253-265. doi: 10.1109/TNN.2006.883007.
33. Wang, R., Cohen, G., Hamilton, T. J., Tapson, J., and Van Schaik, A. (2013a). "An improved aVLSI axon with programmable delay using spike timing dependent delay plasticity," in 2013 IEEE International Symposium of Circuits and Systems (ISCAS) (IEEE) (Beijing), 2-5.
34. Wang, R., Cohen, G., Stiefel, K. M., Hamilton, T. J., Tapson, J., and van Schaik, A. (2013b). An FPGA implementation of a polychronous spiking neural network with delay adaptation. Front. Neurosci. 7:14. doi: 10.3389/fnins.2013.00014.
35. Wang, R., Tapson, J., Hamilton, T. J., and van Schaik, A. (2011). "An analogue VLSI implementation of polychronous spiking neural networks," in 2011 Seventh International Conference on Intelligent Sensors, Sensor Networks and Information Processing (IEEE) (Adelaide, SA), 97-102. doi: 10.1109/ISSNIP.2011.6146572.
36. Weste, N., and Harris, D. (2005). CMOS VLSI Design: a Circuits and Systems Perspective, 3rd Edn. Boston, MA: Addison-Wesley.
37. Yu, T., and Cauwenberghs, G. (2010). "Log-domain time-multiplexed realization of dynamical conductance-based synapses," in Proceedings of 2010 IEEE International Symposium on Circuits System (Paris), 2558-2561. doi: 10.1109/ISCAS.2010.5537114.
38. Zaveri, M. S., and Hammerstrom, D. (2011). Performance/price estimates for cortex-scale hardware: a design space exploration. Neural Netw. 24, 291-304. doi: 10.1016/j.neunet.2010.12.003.