메뉴 건너뛰기




Volumn 14, Issue 6-7, 2001, Pages 781-793

Probabilistic synaptic weighting in a reconfigurable network of VLSI integrate-and-fire neurons

Author keywords

Address event representation; Analog VLSI; Integrate and fire neuron; Probabilistic synapse; Spiking neuron

Indexed keywords

IMAGE PROCESSING; MULTICHIP MODULES; PROBABILISTIC LOGICS; TABLE LOOKUP; VLSI CIRCUITS;

EID: 0034762808     PISSN: 08936080     EISSN: None     Source Type: Journal    
DOI: 10.1016/S0893-6080(01)00057-0     Document Type: Article
Times cited : (113)

References (28)
  • 20
  • 23


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.