Reconfigurable platforms and the challenges for large-scale implementations of spiking neural networks

Proceedings - 2008 International Conference on Field Programmable Logic and Applications, FPL

Volumn , Issue , 2008, Pages 483-486

  Harkin, Jim ^a   Morgan, Fearghal ^b   Hall, Steve ^c   Dudek, Piotr ^d   Dowrick, Thomas ^c   McDaid, Liam ^a  

^a UNIVERSITY OF ULSTER   (United Kingdom)

^b NATIONAL UNIVERSITY OF IRELAND   (Ireland)

^c UNIVERSITY OF LIVERPOOL   (United Kingdom)

^d UNIVERSITY OF MANCHESTER   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER ARCHITECTURE; COMPUTER CIRCUITS; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); INTELLIGENT AGENTS; LOW POWER ELECTRONICS; NETWORK-ON-CHIP; NEURAL NETWORKS;

BIOLOGICAL NEURON; FIELD PROGRAMMABLES; NETWORK-ON-CHIP ARCHITECTURES; RE-CONFIGURABILITY; RECONFIGURABLE; RECONFIGURABLE PLAT-FORMS; ROUTING STRUCTURES; SPIKING NEURAL NETWORKS;

NETWORK ARCHITECTURE;

EID: 54949132181     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FPL.2008.4629989     Document Type: Conference Paper

References (19)

1. A Hodgkin et al; Journal of Physiol., 117, pp. 500-544, 1952
2. W Maass, "Computation with Spiking Neurons: The Handbook of Brain Theory and NNs", 2nd Ed, MIT Press, 2001
3. A Ghani A, J Harkin et al.; "Area Efficient Architecture for Large Scale Implementation of Biologically Plausible Spiking Neural Networks on Reconfigurable Hardware", FPL, 2006
4. B Glackin et al., "Novel Approach for the Implementation of Large-Scale SNNs on FPGAs", Artificial NNs Conference, 2005
5. A Upegui et al; "An FPGA platform for on-line topology exploration of SNNs", Micros & Microsystems, 29(5), 2005
6. MJ Pearson et al., "Implementing SNNs for Real-Time Signal-Processing and Control Applications: A Model-Validated FPGA Approach", IEEE Trans, on Neural Nets, 18(5), 2007
7. LP Maguire, J Harkin et al.; "Challenges for large-scale implementations of SNNs on FPGAs", Neurocomputing, 71(1-3), pp. 13-29, 2007
8. L Benini, G DeMicheli, "Networks on Chips: A New SoC Paradigm", IEEE Computers, pp. 70-78, Jan 2002
9. RJ Vogelstein et al., "Dynamically Reconfigurable Silicon Array of Spiking Neurons with Conductance-Based Synapses", IEEE Trans. Neural Nets, 18 (1), pp. 253 265, 2007
10. A DeHon, R Rubin, "Design of FPGA Interconnect for Multilevel Metallization", IEEE Tran. VLSI Sys., 12(10), 2004
11. J Rose, et al. "Using Bus-Based Connections to Improve FPGA Density for Implementing Data-path Circuits", IEEE Transactions VLSI Systems, 14(5), pp. 462-473, 2006
12. S Jovanovic et al. "CuNoC: A Scalable Dynamic NoC for Dynamically Reconfigurable FPGAs", FPL, 2007, pp. 753 756
13. th, 2008
14. C Schuck et al., "artNoC - A Novel Multi-Functional Router Architecture for Organic Computing", FPL, 2007, pp. 371-376
15. J Schemmel et. al, "Mixed-Mode Analog NN Using Current-Steering Synapses", Analog Circ. & Signal Proa, Vol. 38, 2004
16. J Harkin et al. "Novel Interconnect Strategy for Large Scale Implementations of NNs", IEEE Soft Comp. in Indust. App, 2007
17. Y Chen, LJ McDaid et al, "A Programmable Facilitating Synapse Device", WCCI, June lst-6th, 2008
18. Y Chen, et al. "A Silicon Synapse Based on A Charge Transfer Device for SNN", Int. Symp. on Neural Nets, May 2006
19. K Goossens, et al., "Hardwired NoCs in FPGAs to unify Data & Config. Interconnects", Int Symp. on NoCs, April 2008