A simple programmable axonal delay scheme for spiking neural networks

Neurocomputing

Volumn 108, Issue , 2013, Pages 79-83

  Dowrick, Thomas ^a   Hall, Steve ^a   McDaid, Liam ^b  

^a UNIVERSITY OF LIVERPOOL   (United Kingdom)

^b UNIVERSITY OF ULSTER   (United Kingdom)

Author keywords

Delay circuits; Neural network hardware; Neuromorphic engineering

Indexed keywords

GATE VOLTAGES; HARDWARE NEURAL NETWORKS; NEURAL NETWORK HARDWARE; NEUROMORPHIC ENGINEERING; NEURON CIRCUITS; ORDERS OF MAGNITUDE; SPIKING NEURAL NETWORKS; SUBTHRESHOLD;

DELAY CIRCUITS; ELECTRIC NETWORK ANALYSIS; HARDWARE; MOSFET DEVICES;

NEURAL NETWORKS;

ARTICLE; ARTIFICIAL NEURAL NETWORK; COMPACT AXONAL DELAY CIRCUIT; COMPUTER PROGRAM; COMPUTER SYSTEM; ELECTRIC CAPACITANCE; ELECTRIC POTENTIAL; MATHEMATICAL ANALYSIS; PREDICTION; PRIORITY JOURNAL; SPIKE WAVE;

EID: 84875118588     PISSN: 09252312     EISSN: 18728286     Source Type: Journal    
DOI: 10.1016/j.neucom.2012.12.004     Document Type: Article

References (24)

1. Jeffress L.A. A place theory of sound localization. J. Comp. Physiol. Psychol. 1948, 41:35-39.
2. Konishi M. How the owl tracks its prey. Am. Sci. 1973, 61:414-424.
3. Carr C.E., Konishi M. A circuit for detection of interaural time differences in the brain stem of the barn owl. J. Neurosci. 1990, 10:3227-3246.
4. Saberi K., Takahashi Y., Farahbod H., Konishi M. Neural bases of an auditory illusion and its elimination in owls. Nat. Neurosci. 1999, 2:656-659.
5. McAlpine D., Grothe B. Sound localization and delay lines-Do mammals fit the model?. Trends Neurosci. 2003, 26:347-350.
6. R.H. Fujii, G. Sase, Y. Konishi, and H. Amin, Spike delay controllable neuron, in: Proceedings of the Midwest Symposium on Circuits and Systems, 2002, pp. II529-II532.
7. Ohtani M., Yamada H., Nishio K., Yonezu H., Furukawa Y. Analog LSI implementation of biological direction-selective neurons. Jpn. J. App. Phys., 1: Reg. Pap.Short Notes Rev. Pap. 2002, 41:1409-1416.
8. Ota Y., Wilamowski B.M. Analog implementation of pulse-coupled neural networks. IEEE Trans. Neural Networks 1999, 10:539-544.
9. W. Yang, Neuromorphic CMOS circuitry for active bidirectional delay lines, in: Proceedings of the IEEE International Symposium on Circuits and Systems, 1996, pp. 473-476.
10. R. Wang, C. Jin, A. McEwan, and A. Van Schaik, A programmable axonal propagation delay circuit for time-delay spiking neural networks, Rio de Janeiro, 2011, pp. 869-872.
11. Dowrick T., Hall S., McDaid L. Silicon based synapse with depressing response. IEEE Trans. Neural Networks Learn. Syst. 2012, 23(10):1513-1525.
12. C. Yajie, S. Hall, L. McDaid, O. Buiu, and P. Kelly, On the design of a low power compact spiking neuron cell based on charge-coupled synapses, in: Proceedings of the International Joint Conference on Neural Networks,IJCNN, 2006, pp. 1511-1517.
13. C. Yajie, L. McDaid, S. Hall, and P. Kelly, A programmable facilitating synapse device, in: Proceedings of the IEEE International Joint Conference on Neural Networks, IJCNN, IEEE World Congress on Computational Intelligence, 2008, pp. 1615-1620.
14. T. Dowrick, S. Hall, L. McDaid, O. Buiu, and P. Kelly, A biologically plausible neuron circuit, in: IEEE International Conference on Neural Networks-Conference Proceedings, 2007, pp. 715-719.
15. A. Ghani, L. McDaid, A. Belatreche, S. Hall, S. Huang, J. Marsland, T. Dowrick, A. Smith, Evaluating the generalisation capability of a CMOS based synapse, Elsevier Journal of Neurocomputing, 83 (2012).
16. S. Han Jung and J.G. Harris, A CMOS neural oscillator using negative resistance, in: Proceedings of the 2003 International Symposium on Circuits and Systems, ISCAS, 2003,vol. 3, pp. III-152-III-155, .
17. B. Linares-Barranco, E. Sanchez-Sinencio, R.W. Newcomb, A. Rodriguez-Vazquez, and J.L. Huertas, A novel CMOS analog neural oscillator cell, in: Proceedings of the IEEE International Symposium on Circuits and Systems, 1989,vol. 2, pp. 794-797, .
18. P.V. Tymoshchuk and Y.I. Paterega, Implementation of artificial neural oscillators, in: Proceedings of the fifth International Conference on Perspective Technologies and Methods in MEMS Design, MEMSTECH, 2009, pp. 149-154.
19. J.H.B. Wijekoon and P. Dudek, A simple analogue VLSI circuit of a cortical neuron, presented at the EEE International Conference on Electronics, Circuits and Systems, ICECS 2006.
20. Boahen K.A. The retinomorphic approach: pixel-parallel adaptive amplification, filtering, and quantization. Analog Integr. Circuit Signal Process. 1997, 13:53-68.
21. E. Chicca, G. Indiveri, R. Douglas, An adaptive silicon synapse, in: Proceedings of the 2003 International Symposium on Circuits and Systems, vol. 1, pp. I-81-I-84.
22. A. Ghani, L. McDaid, A. Belatreche, P. Kelly, S. Hall, T. Dowrick, S. Huang, J. Marsland A. Smith, Evaluating the Training Dynamics of a CMOS based Synapse, in IEEE International Conference on Neural Networks - Conference Proceedings, 2011.
23. Bohte S.M., Kok J.N., La Poutre H. Error-backpropagation in temporally encoded networks of spiking neurons. Neurocomputing 2002, 48:17-37.
24. A. Belatreche, L.P. Maguire, and T.M. McGinnity, A method for supervised training of spiking neural networks, Presented at the IEEE SMC UK-RI'03, 2003.