Exploiting device mismatch in neuromorphic VLSI systems to implement axonal delays

Proceedings of the International Joint Conference on Neural Networks

Volumn , Issue , 2012, Pages

  Sheik, Sadique ^a   Chicca, Elisabetta ^a,b   Indiveri, Giacomo ^a  

^a UNIVERSITY OF ZURICH   (Switzerland)

^b BIELEFELD UNIVERSITY   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

BIOLOGICAL NEURAL SYSTEMS; DEVICE MISMATCH; DIGITAL COMMUNICATIONS; NETWORK TOPOLOGY; NEURAL COMPUTATIONS; NEUROMORPHIC SYSTEMS; NEUROMORPHIC VLSI; SILICON NEURON; SOFTWARE SIMULATION; SPIKING NEURAL NETWORKS; VERY LARGE SCALE INTEGRATION CHIPS;

DIGITAL COMMUNICATION SYSTEMS; ELECTRIC NETWORK TOPOLOGY; HARDWARE; INTELLIGENT AGENTS;

NEURAL NETWORKS;

EID: 84865081970     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IJCNN.2012.6252636     Document Type: Conference Paper

References (30)

1. G. B. Ermentrout and N. Kopell, "Fine structure of neural spiking and synchronization in the presence of conduction delays." Proceedings of the National Academy of Sciences of the United States of America, vol. 95, no. 3, pp. 1259-1264, Feb. 1998. [Online]. Available: http://www.pnas.org/content/ 95/3/1259.full.abstract
2. E. M. Izhikevich, J. A. Gally, and G. M. Edelman, "Spike-timing Dynamics of Neuronal Groups," Cereb. Cortex, vol. 14, no. 8, pp. 933-944, Aug. 2004. [Online]. Available: http://dx.doi.org/10.1093/cercor/bhh053
3. M. Rubinov, O. Sporns, J.-P. Thivierge, and M. Breakspear, "Neurobiologically Realistic Determinants of Self-Organized Criticality in Networks of Spiking Neurons," PLoS Comput Biol, vol. 7, no. 6, pp. e1 002 038+, June 2011. [Online]. Available: http: //dx.doi.org/10.1371/journal.pcbi. 1002038
4. M. Dhamala, V. K. Jirsa, and M. Ding, "Enhancement of neural synchrony by time delay," Phys. Rev. Lett., vol. 92, p. 074104, Feb 2004. [Online]. Available: http://link.aps.org/doi/10.1103/PhysRevLett.92.074104
5. C. E. Carr and M. Konishi, "Axonal delay lines for time measurement in the owl's brainstem," Proceedings of the National Academy of Sciences, vol. 85, no. 21, pp. 8311-8315, Nov. 1988. [Online]. Available: http://www.pnas.org/content/85/21/8311.abstract
6. J. Elias, "Artificial dendritic trees," Neural Computation, vol. 5, pp. 648- 664, 1993.
7. D. Northmore and J. Elias, "Building silicon nervous systems with dendritic tree neuromorphs," in Pulsed Neural Networks, W. Maass and C. Bishop, Eds. MIT Press, 1998, ch. 5, pp. 135-156.
8. Y. Wang and S.-C. Liu, "Multilayer processing of spatiotemporal spike patterns in a neuron with active dendrites," Neural Computation, vol. 8, pp. 2086-2112, 2010.
9. R. Wang, C. T. Jin, A. McEwan, and A. van Schaik, "A programmable axonal propagation delay circuit for time-delay spiking neural networks," in International Symposium on Circuits and Systems (ISCAS 2011), May 15-19 2011, Rio de Janeiro, Brazil. IEEE, 2011, pp. 869-872.
10. S. Sheik, M. Coath, G. Indiveri, S. Denham, T. Wennekers, and E. Chicca, "Emergent auditory feature tuning in a real-time neuromorphic vlsi system," Frontiers in Neuroscience, vol. 6, no. 17, 2012. [Online]. Available: http://ncs.ethz.ch/pubs/pdf/Sheik etal12.pdf
11. R. Serrano-Gotarredona, M. Oster, P. Lichtsteiner, A. Linares-Barranco, R. Paz-Vicente, F. Gómez-Rodríguez, H. Kolle Riis, T. Delbruck, S.-C. Liu, S. Zahnd, A. Whatley, R. Douglas, P. Häfliger, G. Jimenez-Moreno, A. Civit, T. Serrano-Gotarredona, A. Acosta-Jiménez, and B. Linares- Barranco, "AER building blocks for multi-layer multi-chip neuromorphic vision systems," in Advances in Neural Information Processing Systems, S. Becker, S. Thrun, and K. Obermayer, Eds., vol. 15. MIT Press, Dec 2005.
12. R. Silver, K. Boahen, S. Grillner, N. Kopell, and K. Olsen, "Neurotech for neuroscience: unifying concepts, organizing principles, and emerging tools," Journal of Neuroscience, vol. 27, no. 44, p. 11807, 2007.
13. S. Deiss, T. Delbruck, R. Douglas, M. Fischer, M. Mahowald, T. Matthews, and A. Whatley, "Address-event asynchronous local broadcast protocol," World Wide Web page, 1994, http://www.ini.uzh.ch/~amw/scx/aeprotocol.html.
14. K. Boahen, "Point-to-point connectivity between neuromorphic chips using address-events," IEEE Transactions on Circuits and Systems II, vol. 47, no. 5, pp. 416-34, 2000.
15. -, "A burst-mode word-serial address-event link - I: Transmitter design," IEEE Transactions on Circuits and Systems I, vol. 51, no. 7, pp. 1269-80, 2004.
16. D. Fasnacht and G. Indiveri, "A PCI based high-fanout AER mapper with 2 GiB RAM look-up table, 0:8 μs latency and 66 mhz output event-rate," in Conference on Information Sciences and Systems, CISS 2011, Johns Hopkins University, March 2011, pp. 1-6. [Online]. Available: http://ncs.ethz.ch/pubs/pdf/Fasnacht Indiveri11.pdf
17. S. Scholze, S. Schiefer, J. Hartmann, C. Mayr, S. Höppner, H. Eisenreich, S. Henker, B. Vogginger, and R. Schüffny, "VLSI implementation of a 2.8 gevent/s packet based AER interface with routing and event sorting functionality," Frontiers in Neuroscience, vol. 5, 2011.
18. G. Indiveri and E. Chicca, "A VLSI neuromorphic device for implementing spike-based neural networks," in Neural Nets WIRN11 - Proceedings of the 21st Italian Workshop on Neural Nets, Jun 2011, pp. 305-316. [Online]. Available: http://ncs.ethz.ch/pubs/pdf/IndiveriChicca12.pdf
19. S.-C. Liu, J. Kramer, G. Indiveri, T. Delbruck, and R. Douglas, Analog VLSI:Circuits and Principles. MIT Press, 2002. [Online]. Available: http://ncs.ethz.ch/pubs/pdf/Liu etal02b.pdf
20. T. Delbruck and C. Mead, "Analog VLSI phototransduction by continuous-time, adaptive, logarithmic photoreceptor circuits," in Vision Chips: Implementing vision algorithms with analog VLSI circuits, C. Koch and H. Li, Eds. Los Alamitos, CA: IEEE Computer Society Press, 1995, pp. 139-161.
21. G. Indiveri, "Neuromorphic analog VLSI sensor for visual tracking: Circuits and application examples," IEEE Transactions on Circuits and Systems II, vol. 46, no. 11, pp. 1337-1347, 1999. [Online]. Available: http://ncs.ethz.ch/pubs/pdf/Indiveri99.pdf
22. R. Harrison and C. Koch, "A robust analog VLSI motion sensor based on the visual system of the fly," Autonomous Robots, vol. 7, pp. 211-224, 1999.
23. S.-C. Liu, "Silicon retina with adaptive filtering properties," Analog Integrated Circuits and Signal Processing, vol. 18, no. 2/3, pp. 243-254, February 1999.
24. K. Cameron and A. Murray, "Minimizing the effect of process mismatch in a neuromorphic system using spike-timing-dependent adaptation," Neural Networks, IEEE Transactions on, vol. 19, no. 5, pp. 899-913, May 2008.
25. "Silicon synapses self-correct for both mismatch and design inhomogenities.
26. C. Bartolozzi and G. Indiveri, "Global scaling of synaptic efficacy: Homeostasis in silicon synapses," Neurocomputing, vol. 72, no. 4-6, pp. 726-731, Jan 2009. [Online]. Available: http://ncs.ethz.ch/pubs/pdf/Bartolozzi Indiveri09.pdf
27. E. Neftci and G. Indiveri, "A device mismatch compensation method for VLSI spiking neural networks," in Biomedical Circuits and Systems Conference BIOCAS 2010. IEEE, 2010, pp. 262-265. [Online]. Available: http://ncs.ethz.ch/pubs/pdf/Neftci Indiveri10.pdf
28. C. Bartolozzi and G. Indiveri, "Synaptic dynamics in analog VLSI," Neural Computation, vol. 19, no. 10, pp. 2581-2603, Oct 2007. [Online]. Available: http://ncs.ethz.ch/pubs/pdf/BartolozziIndiveri07b.pdf
29. J. Borg, L. Grimby, and J. Hannerz, "Axonal conduction velocity and voluntary discharge properties of individual short toe extensor motor units in man." The Journal of Physiology, vol. 277, no. 1, pp. 143-152, 1978. [Online]. Available: http://jp.physoc.org/content/277/1/143.abstract
30. E. M. Izhikevich, "Polychronization: Computation with spikes," Neural Comput., vol. 18, pp. 245-282, February 2006. [Online]. Available: http://dl.acm.org/citation.cfm?id=1117652.1117653