An analogue VLSI implementation of polychromous spiking neural networks

Proceedings of the 2011 7th International Conference on Intelligent Sensors, Sensor Networks and Information Processing, ISSNIP 2011

Volumn , Issue , 2011, Pages 97-102

  Wang, Runchun ^a   Tapson, Jonathan ^a   Hamilton, Tara Julia ^b   Van Schaik, André ^a  

^a UNIVERSITY OF WESTERN SYDNEY   (Australia)

^b UNIVERSITY OF NEW SOUTH WALES   (Australia)

Author keywords

Analogue VLSI; Delay adaptation; Polychronous network; Spiking neurons

Indexed keywords

ANALOGUE VLSI; ANALOGUE VLSI IMPLEMENTATION; DELAY ADAPTATION; PROGRAMMABLE DELAY; SPATIAL-TEMPORAL SPIKE PATTERNS; SPIKING NEURAL NETWORKS; SPIKING NEURON; SPIKING NEURONS;

DATA PROCESSING; INTELLIGENT CONTROL; SENSOR NETWORKS; SMART SENSORS;

NEURAL NETWORKS;

EID: 84863278218     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISSNIP.2011.6146572     Document Type: Conference Paper

References (12)

1. E. M. Izhikevich, "Polychronization: Computation With Spikes." Neural Computation, vol. 18, pp.245-282,2006. (Pubitemid 43543838)
2. W. Gerstner, R. Kempter, J.L. van Hemmen and H. Wagner, "Neuronal learning rule for sub-millisecond temporal coding." Nature, vol.383(6595), pp.76-81,1996.
3. L.R. Stanford, "Conduction velocity variations minimize conduction time differences among retinal ganglion cell axons." Science, vol. 238, pp. 358-360, 1987.
4. B. Stevens, S. Tanner, R. D. Fields, "Control of myelination by specific patterns of neural impulses." J. Neurosci, vol. 18, pp. 9303-9311, 1998 (Pubitemid 28512461)
5. C.W. Eurich, K. Pawelzik, U. Ernst, A. Thiel, J. D. Cowan, J. G. Milton, "Delay adaptation in the nervous system," Neurocomputing, vol. 32-33, pp. 741-748, 2000 (Pubitemid 30459791)
6. Angelini, L., Marinazzo, D., Pellicoro, M., & Stramaglia, S. "Causality and communities in neural networks". Neural Networks, pp. 25-27, April. 2007.
7. H. Paugam-Moisy, R. Martinez, and S. Bengio. "Delay learning and polychronization for reservoir computing." Neurocomputing, vol. 71(7-9), pp. 1143-1158, 2008.
8. Johnson, C., & Venayagamoorthy, G. "Encoding real values into polychronous spiking networks," in Proc. IJCNN, 2010, pp. 1-7.
9. Rast, A., Galluppi, F., Jin, X., & Furber, S. "The leaky integrate-and-fire neuron: A platform for synaptic model exploration on the spinnaker chip," in Proc. IJCNN, 2010, pp. 1-8.
10. Ranhel, J., Lima, C. V., Monteiro, J. L. R., Jr, J. E. K., Netto, M. L., & Paulo, S. "Bistable Memory and Binary Counters in Spiking Neural Network," in Proc. Foundations of Computational Intelligence (FOCI), 2011, pp 66-73.
11. D. Python and C. C. Enz, "A Micropower Class-AB CMOS Log-Domain Filter," IEEE Journal of solid-state circuits, vol. 36, no. 7, July 2001
12. T. Delbruck, A. van Schaik. "Bias Current Generators with Wide Dynamic Range," Analog Integrated Circuits and Signal Processing, vol. 43(3), pp. 247-268., 2005 (Pubitemid 40890486)