QED post-silicon validation and debug: Frequently asked questions

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Volumn , Issue , 2014, Pages 478-482

  Lin, David ^a   Mitra, Subhasish ^a  

^a STANFORD UNIVERSITY   (United States)

Author keywords

Debug; Post Silicon Validation; Quick Error Detection; Verification

Indexed keywords

ACTUAL SYSTEM; CO-PROCESSORS; DEBUG; FREQUENTLY ASKED QUESTIONS; INTEGRATED CIRCUITS (ICS); POST-SILICON VALIDATIONS; PROCESSOR CORES; VALIDATION TEST;

VERIFICATION;

COMPUTER AIDED DESIGN;

EID: 84897854869     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASPDAC.2014.6742937     Document Type: Conference Paper

References (44)

1. M. Abramovici, "A Reconfigurable Design-for-Debug Infrastructure for SoCs", Proc. IEEE/ACM Design Automation Confi., pp. 7-12, 2006.
2. A. Adir, A. Nahir, A. Ziv, C. Meissner, and J. Schumann, "Reaching Coverage Closure in Post-Silicon Validation", Proc. Haifa Verification Conf., pp. 60-74, 2010.
3. A. Adir, et al., "A Unified Methodology for Pre-Silicon Verification and Post-silicon Validation", Proc. IEEE/ACM Design, Automation and Test in Europe Conf., pp. 1-6, 2011.
4. A. Adir, et al. "Leveraging Pre-Silicon Verification Resources for the Post-Silicon Validation of the IBM POWER7 Processor", Proc. IEEE/ACM Design Automation Conf. pp. 569-574. 2011.
5. A. Aharon, et al., "Test Program Generation for Functional Verification of PowerPC Processors in IBM", Proc. IEEE/ACM Design Automation Conf., pp. 279-285, 1995.
6. M. E. Amyeen, S. Venkataraman, and M. W. Mak, "Microprocessor System Failures Debug and Fault Isolation Methodology", Proc. IEEE Intl. Test Conf., pp. 1-10, 2009.
7. B. Bentley, and R. Gray, "Validating the Intel Pentium 4 Processor", Intel Technology Journal, Vol. 5 No. 1, pp. 1-8, 2001.
8. M. Bohr, "The New Era of Scaling in an SoC World", Proc. IEEE Solid-State Circuits Conf., pp. 23-28, 2009.
9. M. Boule, J.-S. Chenard, and Z. Zilic, "Assertion Checkers in Verification, Silicon Debug and In-Field Diagnosis", Proc. IEEE Intl. Symp. on Quality Electronic Design, pp. 613-620, 2007.
10. K.-H. Chang, I. L. Markov, and V. Bertacco, "Automated Post-Silicon Debugging and Repair", Proc. IEEE/ACM Intl. Conf. on Computer-Aided Design, pp. 91-98, 2007.
11. F. M. De Paula, A. J. Hu, and A. Nahir, "nuTAB-BackSpace: Rewriting to Normalize Non-Determinism in Post-Silicon Debug Traces", Proc. Intl. Conf. on Computer Aided Verification, pp. 513-531, 2012.
12. A. DeOrio, A. Bauserman, and V. Bertacco, "Post-Silicon Verification for Cache Coherence", Proc. IEEE Intl. Conf. Computer Design, pp. 348-355, 2008.
13. A. DeOrio, I. Wagner, and V. Bertacco, "DACOTA: Post-Silicon Validation of the Memory Subsystem in Multi-Core Designs", Proc. IEEE Intl. Symp. High-Performance Computer Architecture, pp. 405-416, 2009.
14. J. Dongarra, P. Luszczek, and A. Petitet, "The LINPACK Benchmark: Past, Present and Future", Concurrency and Computation: Practice and Experience. Vol. 15, No. 9, pp. 803-820, 2003.
15. M. D. Ernst, et al., "The Daikon System for Dynamic Detection of Likely Invariants", Science of Computer Programming, Vol. 69, No. 1-3, pp. 35-45, Dec. 2007.
16. T. J. Foster, D. L. Lastor, and P. Singh, "First Silicon Functional Validation and Debug of Multicore Microprocessors", IEEE Trans. Very Large Scale Integration Systems, Vol. 15, No. 5, 2007.
17. M. Gao, H.-M. Chang, P. Lisherness, and K.-T. Cheng, "Time- Multiplexed Online Checking: A Feasibility Study", Proc. IEEE Asian Test Symp., pp. 371-376, 2008.
18. S. Hangal, S. Narayanan, N. Chandra, and S. Chakravorty, "IODINE: A Tool to Automatically Infer Dynamic Invariants", Proc. IEEE/ACM Design Automation Conf., pp. 775-778, 2005.
19. R. C. Ho, C. H. Yang, M. A. Horowitz, and D. L. Dill, "Architecture Validation for Processors", Proc. ACM/IEEE Intl. Symp. Computer Architecture, pp. 404-413, 1995.
20. T. Hong, et al., "QED: Quick Error Detection Tests for Effective Post-Silicon Validation", Proc. IEEE Intl. Test Conf., pp. 1-10, 2010.
21. J. Howard, et al., "A 48-Core IA-32 Message-Passing Processor with DVFS in 45nm CMOS", Proc. IEEE. Intl. Solid-State Circuits Conf., pp. 7-11, 2010.
22. D. Josephson, "The Good, the Bad, and the Ugly of Silicon Debug", Proc. IEEE/ACM Design Automation Conf., pp. 3-6, 2006.
23. J. Keshava, N. Hakim, and C. Prudvi, "Post-silicon Validation Challenges: How EDA and Academia Can Help", Proc. IEEE/ACM Design Automation Conf., pp. 3-7, 2010.
24. A. Krstic, L.-C. Wang, K.-T. Cheng, and T. M. Mak, "Diagnosis-Based Post-Silicon Timing Validation Using Statistical Tools and Methodologies", Proc. IEEE Intl. Test Conf., pp. 339-348, 2003.
25. C. A. Krygowski, et al., "Functional Verification of the IBM System z10 Processor Chipset", IBM Journal of Research and Development, Vol. 53, No. 1, pp. 1-11, 2009.
26. D. Lin, T. Hong, F. Fallah, N. Hakim, and S. Mitra "Quick Detection of Difficult Bugs for Effective Post-Silicon Validation", Proc. IEEE/ACM Design Automation Conf., pp. 561-566, 2012.
27. D. Lin, et al., "Overcoming Post-Silicon Validation Challenges Through Quick Error Detection (QED)", Proc. IEEE/ACM Design, Automation and Test in Europe Conf., pp. 320-325, 2013.
28. M. N. Lovellette, et al., "Strategies for Fault-tolerant Space-based Computing: Lessons Learned from the ARGOS Testbed", Proc. Aerospace Conf., pp. 5-2109-5-2119, 2002.
29. S. Mitra, S. A. Seshia, and N. Nicolici, "Post-Silicon Validation Opportunities, Challenges and Recent Advances", Proc. IEEE/ACM Design Automation Conf., pp. 12-17, 2010.
30. N. Oh, P. P. Shirvani, and E. J. McCluskey, "Error Detection by Duplicated Instructions in Super-Scalar Processors", IEEE Trans. on Reliability, Vol. 51, No. 1, pp. 63-75, 2002.
31. 4I: Error Detection by Diverse Data and Duplicated Instructions", IEEE Trans. on Computers, Vol. 51, No. 2, pp. 180-199, 2002.
32. N. Oh, P. P. Shirvani, and E. J. McCluskey, "Control Flow Checking by Software Signatures", IEEE Trans. on Reliability, Vol. 51, No. 1, pp. 111-122, 2002.
33. "OpenSPARC: World's First Free 64-bit Microprocessor", http://www.opensparc.net.
34. S.-B. Park, T. Hong, and S. Mitra, "Post-Silicon Bug Localization in Processors Using Instruction Footprint Recording and Analysis (IFRA)", IEEE. Trans. Computer Aided Design Integrated Circuits Systems, Vol. 28, No. 10, pp. 1545-1558, 2009.
35. S.-B. Park, A. Bracy, P. Wang, and S. Mitra, "BLoG: Post-Silicon Bug Localization in Processors Using Bug Localization Graph", Proc. IEEE/ACM Design Automation Conf., pp. 368-373, 2010.
36. P. Patra, "On the Cusp of a Validation Wall", IEEE Design & Test of Computers, Vol. 24, No. 2, pp. 193-196, 2007.
37. R. Raina, and R. Molyneaux, "Random Self-Test Method Applications on PowerPCTM Microprocessor Cache", Proc. ACM/IEEE Great Lakes Symp. VLSI, pp. 222-229, 1998.
38. K. Reick, "Post-Silicon Debug - DAC Workshop on Post-Silicon Debug: Technologies, Methodologies, and Best-Practices", IEEE/ACM Design Automation Conf., 2012.
39. F. Rogin, T. Klotz, G. Fey, R. Drechsler, and S. Rulke, "Automatic Generation of Complex Properties for Hardware Designs", Proc. IEEE/ACM Design Automation Conf., pp. 545-548, 2008.
40. S. Vasudevan, et al., "GoldMine: Automatic Assertion Generation Using Data Mining and Static Analysis", Proc. IEEE/ACM Design, Automation, Test in Europe Conf., pp. 626-629, 2010.
41. M. N. Velev, "Collection of High-Level Microprocessor Bugs from Formal Verification of Pipelined and Superscalar Designs", Proc. IEEE Intl. Test Conf., pp. 138-147, 2003.
42. S. C. Woo, M. Ohara, E. Torrie, J. P. Singh, and A. Gupta, "The SPLASH-2 Programs: Characterization and Methodological Considerations", Proc. ACM/IEEE Intl. Symp. Computer Architecture, pp. 24-36, 1995.
43. I. Wagner, and V. Bertacco, "Reversi: Post-Silicon Validation System for Modern Microprocessors", Proc. IEEE Intl. Conf. Computer Design, pp. 307-314, 2008.
44. S. Yerramilli, "Addressing Post-Silicon Validation Challenges: Leverage Validation & Test Synergy", Keynote, IEEE Intl. Test Conf., 2006.