메뉴 건너뛰기




Volumn , Issue , 2003, Pages 339-348

Diagnosis-Based Post-Silicon Timing Validation Using Statistical Tools and Methodologies

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SIMULATION; CROSSTALK; ERROR ANALYSIS; PERTURBATION TECHNIQUES; SILICON; STATISTICAL METHODS;

EID: 0142216004     PISSN: 10893539     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper
Times cited : (13)

References (25)
  • 1
    • 0033315399 scopus 로고    scopus 로고
    • Defect-Based Delay Testing of Resistive Vias-Contaots, A Critical Evaluation
    • Sep.
    • K. Baker, G. Gronthoud, M. Lousberg, I. Schanstra, , and C. Hawkins. Defect-Based Delay Testing of Resistive Vias-Contaots, A Critical Evaluation. ITC, pp. 467-476, Sep. 1999.
    • (1999) ITC , pp. 467-476
    • Baker, K.1    Gronthoud, G.2    Lousberg, M.3    Schanstra, I.4    Hawkins, C.5
  • 2
    • 0037840600 scopus 로고    scopus 로고
    • New Validation and Test Problems for High Performance Deep Sub-Micron VLSI Circuits
    • M. A. Breuer, C. Gleason, and S. Gupta. New Validation and Test Problems for High Performance Deep Sub-Micron VLSI Circuits. Tutorial Notes, VTS, 1997.
    • (1997) Tutorial Notes, VTS
    • Breuer, M.A.1    Gleason, C.2    Gupta, S.3
  • 3
    • 0033221624 scopus 로고    scopus 로고
    • Nanometer Technology Effects on Fault Models for IC Testing
    • Nov.
    • R. C. Aitken, "Nanometer Technology Effects on Fault Models for IC Testing", Computer, Nov. 1999, pp. 46-51.
    • (1999) Computer , pp. 46-51
    • Aitken, R.C.1
  • 5
    • 0041692492 scopus 로고    scopus 로고
    • Performance Sensitivity Analysis Using Statistical Methods and Its Applications to Delay Testing
    • Jan.
    • J.-J. Liou, A. Krstić, K.-T. Cheng, D. Mukherjee, and S. Kundu. Performance Sensitivity Analysis Using Statistical Methods and Its Applications to Delay Testing. ASP DAC, Jan. 2000, pp. 587-592
    • (2000) ASP DAC , pp. 587-592
    • Liou, J.-J.1    Krstić, A.2    Cheng, K.-T.3    Mukherjee, D.4    Kundu, S.5
  • 7
    • 84893805472 scopus 로고    scopus 로고
    • Diagnosis of Delay Defects Based Upon Statistical Timing Models - The First Step
    • March
    • A. Krstic, L.-C. Wang, K.-T. Cheng, and J.-J. Liou. Diagnosis of Delay Defects Based Upon Statistical Timing Models -The First Step. DATE, pp. 328-333, March 2003.
    • (2003) DATE , pp. 328-333
    • Krstic, A.1    Wang, L.-C.2    Cheng, K.-T.3    Liou, J.-J.4
  • 9
    • 0034479212 scopus 로고    scopus 로고
    • Path-Delay Fault Diagnosis in Non-Scan Sequential Circuits with At-Speed Test Application
    • Oct.
    • P. Pant, and A. Chatterjee, Path-Delay Fault Diagnosis in Non-Scan Sequential Circuits with At-Speed Test Application. ITC, pp. 245-252, Oct. 2000.
    • (2000) ITC , pp. 245-252
    • Pant, P.1    Chatterjee, A.2
  • 10
    • 0035273034 scopus 로고    scopus 로고
    • Path Delay Fault Diagnosis and Coverage - A Metric and an Estimation Technique
    • Mar.
    • M. Sivaraman, and A. J. Strojwas, Path Delay Fault Diagnosis and Coverage - A Metric and an Estimation Technique. TCAD, pp. 440-457, Mar. 2001.
    • (2001) TCAD , pp. 440-457
    • Sivaraman, M.1    Strojwas, A.J.2
  • 11
    • 2942670282 scopus 로고    scopus 로고
    • Delay Defect Diagnosis Using Statistical Timing Models
    • A. Krstic, L.-C. Wang, K.-T. Cheng, and J.-J. Liou. Delay Defect Diagnosis Using Statistical Timing Models. IEEE VTS, pp. 339-344, 2003.
    • (2003) IEEE VTS , pp. 339-344
    • Krstic, A.1    Wang, L.-C.2    Cheng, K.-T.3    Liou, J.-J.4
  • 12
    • 0033316674 scopus 로고    scopus 로고
    • Test Generation for Crosstalk-Induced Delay in Integrated Circuits
    • Oct.
    • W.-Y. Chen, S. K. Gupta, and M. A. Breuer, Test Generation for Crosstalk-Induced Delay in Integrated Circuits. ITC, pp. 191-200, Oct. 1999.
    • (1999) ITC , pp. 191-200
    • Chen, W.-Y.1    Gupta, S.K.2    Breuer, M.A.3
  • 13
    • 0034135572 scopus 로고    scopus 로고
    • Estimation for Maximum Instantaneous Current Through Supply Lines for CMOS Circuits
    • Feb.
    • Y-M. Jiang, A. Krstic, K.-T. Cheng, Estimation for Maximum Instantaneous Current Through Supply Lines for CMOS Circuits. IEEE Tran. on VLSI, Vol. 8 No. 1, Feb. 2000. pp. 61-73
    • (2000) IEEE Tran. on VLSI , vol.8 , Issue.1 , pp. 61-73
    • Jiang, Y.-M.1    Krstic, A.2    Cheng, K.-T.3
  • 14
    • 0033751554 scopus 로고    scopus 로고
    • Path Selection for Delay Testing of Deep Sub-Micron Devices Using Statistical Performance Sensitivity Analysis
    • Apr.
    • J.-J. Liou, K.-T. Cheng, and D. Mukherjee. Path Selection for Delay Testing of Deep Sub-Micron Devices Using Statistical Performance Sensitivity Analysis. VTS, pp. 97-104, Apr. 2000.
    • (2000) VTS , pp. 97-104
    • Liou, J.-J.1    Cheng, K.-T.2    Mukherjee, D.3
  • 15
    • 0036049286 scopus 로고    scopus 로고
    • False-Path-Aware Statistical Timing Analysis and Efficient Path Selection for Delay Testing and Timing Validation
    • June
    • J.-J. Liou, A. Krstic, L.-C. Wang, and K.-T. Cheng. False-Path-Aware Statistical Timing Analysis and Efficient Path Selection for Delay Testing and Timing Validation. DAC, pp. 566-569, June 2002.
    • (2002) DAC , pp. 566-569
    • Liou, J.-J.1    Krstic, A.2    Wang, L.-C.3    Cheng, K.-T.4
  • 16
    • 0027222295 scopus 로고
    • Closed-Form Expressions for Interconnect Delay, Coupling and Crosstalk in VLSI's
    • Jan.
    • T. Sakurai, Closed-Form Expressions for Interconnect Delay, Coupling and Crosstalk in VLSI's. Trans. on Electron Devices, vol. 40, no. 1, pp. 118-124, Jan. 1993.
    • (1993) Trans. on Electron Devices , vol.40 , Issue.1 , pp. 118-124
    • Sakurai, T.1
  • 17
    • 0142237019 scopus 로고    scopus 로고
    • Calculating Worst-Case Gate Delays Due to Dominant Capacitance Coupling
    • Oct.
    • F. Dartu, L. T. Pileggi, Calculating Worst-Case Gate Delays Due to Dominant Capacitance Coupling. ITC, pp. 809-818, Oct. 1997.
    • (1997) ITC , pp. 809-818
    • Dartu, F.1    Pileggi, L.T.2
  • 18
    • 0032218712 scopus 로고    scopus 로고
    • Delay and Noise Formulas for Capacitively Coupled Distributed RC Lines
    • Jan.
    • H. Kawaguchi, T Sakurai, Delay and Noise Formulas for Capacitively Coupled Distributed RC Lines. ASP DAC, pp. 35-43, Jan. 1998.
    • (1998) ASP DAC , pp. 35-43
    • Kawaguchi, H.1    Sakurai, T.2
  • 19
    • 85030259511 scopus 로고    scopus 로고
    • Noise and Delay Uncertainty Studies for Coupled RC Interconnects
    • Sep.
    • A. B. Kahng, S. Muddy, D. Vidhani, Noise and Delay Uncertainty Studies for Coupled RC Interconnects. Int'l ASIC/SOC Conf., pp. 3-8, Sep. 1999.
    • (1999) Int'l ASIC/SOC Conf. , pp. 3-8
    • Kahng, A.B.1    Muddy, S.2    Vidhani, D.3
  • 20
    • 0034483941 scopus 로고    scopus 로고
    • Miller Factor for Gate-Level Coupling Delay Calculation
    • Nov.
    • P. Chen, D. A. Kirkpatrick, K. Keutzer, Miller Factor for Gate-Level Coupling Delay Calculation. ICCAD, pp. 68-74, Nov. 2000.
    • (2000) ICCAD , pp. 68-74
    • Chen, P.1    Kirkpatrick, D.A.2    Keutzer, K.3
  • 21
    • 0036049629 scopus 로고    scopus 로고
    • A General Probabilistic Framework for Worst Case Timing Analysis
    • Jun.
    • M. Orshansky and K. Keutzer, A General Probabilistic Framework for Worst Case Timing Analysis. DAC, pp. 556-61, Jun. 2002.
    • (2002) DAC , pp. 556-561
    • Orshansky, M.1    Keutzer, K.2
  • 22
    • 84989495069 scopus 로고
    • Timing Verification and the Timing Analysis Program
    • R. Hitchcock, Timing Verification and The Timing Analysis Program. DAC, 1982.
    • (1982) DAC
    • Hitchcock, R.1
  • 25
    • 0035273397 scopus 로고    scopus 로고
    • Pattern Generation for Delay Testing and Dynamic Timing Analysis
    • March
    • A. Krstic, Y.-M. Jiang and K.-T. Cheng. Pattern Generation for Delay Testing and Dynamic Timing Analysis. TCAD, vol. 20, (no. 3), pp. 416-425, March 2001.
    • (2001) TCAD , vol.20 , Issue.3 , pp. 416-425
    • Krstic, A.1    Jiang, Y.-M.2    Cheng, K.-T.3


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.