A superposable silicon synapse with programmable reversal potential

Proceedings of the Annual International Conference of the IEEE Engineering in Medicine and Biology Society, EMBS

Volumn , Issue , 2012, Pages 771-774

  Benjamin, Ben V ^a   Arthur, John V ^a   Gao, Peiran ^a   Merolla, Paul ^a   Boahen, Kwabena ^a  

^a Stanford University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BIOLOGICAL NEURON; CIRCUIT MODELS; DRIVING FORCES; ION CHANNEL; LOG-DOMAIN; RECURRENT NETWORKS; SILICON NEURON; SILICON SYNAPSE; SUBTHRESHOLD; SYNAPTIC INTERACTIONS;

BIOLOGY; NEURONS; SILICON;

NEURAL NETWORKS;

SILICON;

ACTION POTENTIAL; ARTICLE; BIOENGINEERING; BIOLOGICAL MODEL; NERVE CELL; PHYSIOLOGY; SEMICONDUCTOR; SYNAPSE;

ACTION POTENTIALS; BIOENGINEERING; MODELS, NEUROLOGICAL; NEURONS; SILICON; SYNAPSES; TRANSISTORS, ELECTRONIC;

EID: 84883573276     PISSN: 1557170X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/EMBC.2012.6346045     Document Type: Conference Paper

References (15)

1. C. Mead, Analog VLSI and Neural Systems. Reading, MA: Addison-Wesley, 1989.
2. R. J. Vogelstein, U. Mallik, E. Culurciello, G. Cauwenberghs, and R. Etienne-Cummings, "A multichip neuromorphic system for spike-based visual information processing," Neural Computation, vol. 19, pp. 2281-300, 2007.
3. J. Schemmel, D. Brandderle, A. Grandbl, M. Hock, K. Meier, and S. Millner, "A wafer-scale neuromorphic hardware system for large-scale neural modeling," in Proc. ISCAS, pp. 1947-50, 2010.
4. T. Y. Choi, P. A. Merolla, J. V. Arthur, K. A. Boahen, and B. E. Shi, "Neuromorphic implementation of orientation hypercolumns," IEEE Trans. Circuits Syst. I, vol. 52, pp. 1049-60, 2005.
5. E. M. Izhikevich and G. M. Edelman, "Large-scale model of mammalian thalamocortical systems," PNAS, vol. 105, pp. 3593-98, 2008.
6. J. V. Arthur and K. A. Boahen, "Synchrony in silicon: The gamma rhythm," IEEE Trans. Neural Netw., vol. 18, pp. 1815-25, 2007.
7. V. Rangan, A. Ghosh, V. Aparin, and G. Cauwenberghs, "A subthresh-old aVLSI implementation of the Izhikevich simple neuron model," in Proc. EMBS, pp. 4164-67, 2010.
8. A. van Schaik, C. Jin, A. McEwan, and T. J. Hamilton, "A log-domain implementation of the Izhikevich neuron model," in Proc. ISCAS, pp. 4253-56, 2010.
9. J. V. Arthur and K. Boahen, "Silicon-neuron design: A dynamical systems approach," IEEE Trans. Circuits Syst. I, vol. 58, pp. 1034-1043, 2011.
10. C. Bartolozzi and G. Indiveri, "Synaptic dynamics in analog VLSI," Neural Computation, vol. 19, pp. 2581-603, 2007.
11. R. Z. Shi and T. Horiuchi, "A summating, exponentially-decaying CMOS synapse for spiking neural systems,", NIPS 16, S. Thrun et al., eds, pp. 1003-10, MIT Press, Cambridge MA, 2004.
12. I. Vida, M. Bartos, and P. Jonas, "Shunting Inhibition Improves Robustness of Gamma Oscillations in Hippocampal Interneuron Networks by Homogenizing Firing Rates", Neuron, vol. 49, no. 1, pp. 107-17, 2006.
13. P. Gao, B. V. Benjamin and K. Boahen, "Dynamical system guided mapping of quantitative neuronal models onto neuromorphic hardware," IEEE Trans. Circuits Syst. In press.
14. A. Destexhe, Z. F. Mainen, and T. J. Sejnowski, "Synthesis of models for excitable membranes, synaptic transmission and neuromodulation using a common kinetic formalism," J. Comp. Neuro., vol. 1, pp. 195-230, 1994.
15. T. Yu, S. Joshi, V. Rangan, and G. Cauwenberghs, "Subthreshold MOS dynamic translinear neural and synaptic conductance," Int. IEEE/EMBS Conf. Neural Eng., pp. 68-71, 2011.