A case for intelligent ram

IEEE Micro

Volumn 17, Issue 2, 1997, Pages 34-43

  Patterson, David ^a,b,c,d,e,f   Anderson, Thomas ^a   Cardwell, Neal ^a   Fromm, Richard ^a   Keeton, Kimberly ^a   Kozyrakis, Christoforos ^a   Thomas, Randi ^a   Yelick, Katherine ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b Redundant Arrays Inexpensive D ^*  (United States)

^c ASSOCIATION FOR COMPUTING MACHINERY   (United States)

^d Center for Evaluating the Research Pipeline   (United States)

^e IEEE   (United States)

^f NATIONAL ACADEMY OF ENGINEERING   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BANDWIDTH; BUFFER STORAGE; MICROPROCESSOR CHIPS;

DYNAMIC RANDOM ACCESS MEMORY (DRAM); INTELLIGENT RANDOM ACCESS MEMORY (IRAM); SINGLE INLINE MEMORY MODULES (SIMM);

RANDOM ACCESS STORAGE;

EID: 0031096193     PISSN: 02721732     EISSN: None     Source Type: Journal    
DOI: 10.1109/40.592312     Document Type: Article

References (19)

1. J.L. Hennessy and D.A. Patterson, Computer Organization and Design, 2nd ed., Morgan Kaufmann Publishers, San Francisco, 1997.
2. Z. Cvetanovic and D. Bhandarkar, "Performance Characterization of the Alpha 21164 Microprocessor Using TP and SPEC Workloads," Proc. Second Int'l Symp. High-Performance Computer Architecture, IEEE Computer Society Press, Los Alamitos, Calif., 1996. pp. 270-280.
3. D. Patterson et al., "Intelligent RAM (IRAM): Chips That Remember and Compute," Dig. Technical Papers, 1997 IEEE Int'l Solid-State Circuits Conf., IEEE, Piscataway, N.J., 1997, pp. 224-225.
4. S.A. Przybylski, New DRAM Technologies: A Comprehensive Analysis of the New Architectures, MicroDesign Resources, Sebastopol, California, 1994.
5. I.M. Barron, "The Transputer," The Microprocessor and Its Application, D. Aspinall, ed., Cambridge University Press, London, 1978, pp. 343-357.
6. P.M. Kogge et al., "Combined DRAM and Logic Chip for Massively Parallel Systems," Proc. 16th Conf. Advanced Research in VLSI, IEEE CS Press, 1995, pp. 4-16.
7. M.D. Noakes, D.A. Wallach, and W.J. Dally, "The J-Machine Multicomputer: An Architectural Evaluation," Proc. 20th Ann. Int'l Symp. Computer Architecture, IEEE CS Press, 1993, pp. 224-235.
8. D. Burger, J.R. Goodman, and A. Kagi, "Memory Bandwidth Limitations of Future Microprocessors," Proc. 23rd Ann. Int'l Symp. Computer Architecture, IEEE CS Press, 1996, pp. 78-89.
9. S.E. Perl and R.L. Sites, "Studies of Windows NT Performance Using Dynamic Execution Traces," Proc Second Symp. Operating Systems Design and Implementation, 1996, pp. 169-183.
10. W.A. Wulf and S.A. McKee, "Hitting the Memory Wall: Implications of the Obvious," Computer Architecture News, Vol. 23, No. 1, Mar. 1995, pp. 20-24.
11. R. Fromm et al., "The Energy Efficiency of IRAM Architectures," submitted to ISCA 97: The 24th Ann. Int'l Symp. Computer Architecture, proceedings to be published by IEEE CS Press, 1997.
12. G. Giacalone et al., "A 1MB, 100MHz Integrated L2 Cache Memory and 128b Interface and ECC Protection," Proc Int'l Solid-State Circuits Conf., IEEE, 1996, pp. 370-371.
13. M.F. Deering, S.A. Schlapp, and M.G. Lavelle, "FBRAM: A New Form of Memory Optimized for 3D Graphics," Proc. SIGGRAPH 94, Assn. for Computing Machinery, New York, 1994, pp. 167-174.
14. T. Shimizu et al., "A Multimedia 32 b RISC Microprocessor with 16 Mb DRAM," Dig. Technical Papers, 1996 IBEE Int'l Solid-State Circuits Conf., IEEE, 1996 pp. 216-217, 448.
15. A. Saulsbury, F. Pong, and A. Nowatzk, "Missing the Memory Wall: The Case for Processor/Memory Integration," Int'l Symp. Computer Architecture, IEEE CS Press, 1996, pp. 90-101.
16. M. Fillo et al., "The M-Machine Multicomputer," Proc. MICRO 95: 28th Ann. IEEE/ACM Int'l Symp. Microarchitecture, IEEE, 1995, pp. 146-156.
17. K. Murakami, S. Shirakawa, and H. Miyajima, "Parallel Processing RAM Chip with 256Mb DRAM and Quad Processor," Dig. Technical Papers, 1997 IEEE Int'l Solid-State Circuits Conf., IEEE, 1997, pp. 228-229.
18. Y. Aimoto et al., "A 7.68 GIPS 3,84 GB/s 1W Parallel Image Processing RAM Integrating a 16 Mb DRAM and 128 Processors," Dig. Technical Papers, 1996 IEEE Int'l Solid-State Circuits Conf., IEEE, 1996, pp. 372-373, 476.
19. D.G. Elliott, W.M. Snelgrove, and M. Stumm, "Computational RAM: A Memory-SIMD Hybrid and Its Application to DSP," Proc. Custom Integrated Circuits Conf., IEEE, 1992, pp. 30.6.1-30.6.4.