메뉴 건너뛰기




Volumn , Issue , 2011, Pages 307-324

Why nothing matters: The impact of zeroing

Author keywords

Memory safety; Zero initialization

Indexed keywords

AVERAGE COST; CRITICAL ELEMENTS; CRITICAL PATHS; DIRECT COSTS; INDIRECT COSTS; MEMORY BANDWIDTHS; MEMORY SAFETY; MICROARCHITECTURAL SUPPORT; PARALLEL HARDWARE; PROGRAM CORRECTNESS; TOTAL PERFORMANCE; VIRTUAL MACHINES; ZERO INITIALIZATION;

EID: 81455131754     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/2048066.2048092     Document Type: Conference Paper
Times cited : (41)

References (34)
  • 1
    • 85015998127 scopus 로고    scopus 로고
    • Using the x86 Open64 compiler suite
    • URL
    • AMD. Using the x86 Open64 Compiler Suite. Advanced Micro Devices, 2011. URL http://developer.amd.com/assets/x86open64userguide.pdf.
    • (2011) Advanced Micro Devices
  • 8
    • 79955370378 scopus 로고    scopus 로고
    • The future of microprocessors
    • May
    • S. Borkar and A. A. Chien. The future of microprocessors. Communications of the ACM, 54(5):67-77, May 2011.
    • (2011) Communications of the ACM , vol.54 , Issue.5 , pp. 67-77
    • Borkar, S.1    Chien, A.A.2
  • 10
    • 81455138616 scopus 로고    scopus 로고
    • Azul's experiences with hardware/software codesign
    • July 2009
    • C. Click. Azul's experiences with hardware/software codesign. Keynote at ECOOP'09, (July 2009), 2009.
    • (2009) Keynote at ECOOP'09
    • Click, C.1
  • 11
    • 77951200277 scopus 로고    scopus 로고
    • Cache hierarchy and memory subsystem of the AMD Opteron processor
    • March- April, ISSN 0272-1732
    • P. Conway, N. Kalyanasundharam, G. Donley, K. Lepak, and B. Hughes. Cache hierarchy and memory subsystem of the AMD Opteron processor. IEEE Micro, 30(2):16 -29, March- April 2010. ISSN 0272-1732.
    • (2010) IEEE Micro , vol.30 , Issue.2 , pp. 16-29
    • Conway, P.1    Kalyanasundharam, N.2    Donley, G.3    Lepak, K.4    Hughes, B.5
  • 13
    • 84870472398 scopus 로고    scopus 로고
    • GNU C Library, URL
    • GNU. GNU C Library. Free Software Foundation, 2011. URL http://www.gnu.org/software/libc/manual/.
    • (2011) Free Software Foundation
  • 15
    • 34247143442 scopus 로고    scopus 로고
    • Communist, utilitarian, and capitalist cache policies on CMPs: Caches as a shared resource
    • DOI 10.1145/1152154.1152161, PACT 2006 - Proceedings of the Fifteenth International Conference on Parallel Architectures and Compilation Techniques
    • L. R. Hsu, S. K. Reinhardt, R. Iyer, and S. Makineni. Communist, utilitarian, and capitalist cache policies on CMPs: caches as a shared resource. In Proceedings of the 15th International Conference on Parallel Architectures and Compilation Techniques, Seattle, WA, PACT'06, pages 13-22, 2006. (Pubitemid 46601077)
    • (2006) Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT , vol.2006 , pp. 13-22
    • Hsu, L.R.1    Reinhardt, S.K.2    Iyer, R.3    Makineni, S.4
  • 18
    • 34447569672 scopus 로고    scopus 로고
    • Intel, Instruction Set Reference, A-Z, Intel Corporation, May, Order Number 325383-039US
    • Intel. Intel 64 and IA-32 Architectures, Software Developer's Manual, Volume 2: Instruction Set Reference, A-Z. Intel Corporation, May 2011. Order Number 325383-039US.
    • (2011) Intel 64 and IA-32 Architectures, Software Developer's Manual , vol.2
  • 19
    • 34447569672 scopus 로고    scopus 로고
    • Intel, Systems Programming Guide. Intel Corporation, May, Order Number 325384-039US
    • Intel. Intel 64 and IA-32 Architectures, Software Developer's Manual, Volume 3: Systems Programming Guide. Intel Corporation, May 2011. Order Number 325384-039US.
    • (2011) Intel 64 and IA-32 Architectures, Software Developer's Manual , vol.3
  • 20
    • 81455129288 scopus 로고    scopus 로고
    • Intel Corporation, Mar. URL
    • Intel. MMX Technology Developer's Guide. Intel Corporation, Mar. 1996. URL ftp://download.intel.com/ids/mmx/MMXManualTechDevelopersGuide.pdf.
    • (1996) MMX Technology Developer's Guide
  • 22
    • 77951194761 scopus 로고    scopus 로고
    • Power7: IBM's next-generation server processor
    • March-April 2010, ISSN 0272-1732
    • R. Kalla, B. Sinharoy, W. Starke, and M. Floyd. Power7: IBM's next-generation server processor. IEEE Micro, 30(2): 7-15, March-April 2010. ISSN 0272-1732.
    • IEEE Micro , vol.30 , Issue.2 , pp. 7-15
    • Kalla, R.1    Sinharoy, B.2    Starke, W.3    Floyd, M.4
  • 23
  • 26
    • 35448955693 scopus 로고    scopus 로고
    • Exterminator: Automatically correcting memory errors with high probability
    • DOI 10.1145/1250734.1250736, PLDI'07: Proceedings of the 2007 ACM SIGPLAN Conference on Programming Language Design and Implementation
    • G. Novark, E. D. Berger, and B. G. Zorn. Exterminator: automatically correcting memory errors with high probability. In Proceedings of the 2007 ACM SIGPLAN Conference on Programming Languages Design and Implementation, San Diego, CA, PLDI'07, pages 1-11, 2007. (Pubitemid 47630671)
    • (2007) Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI) , pp. 1-11
    • Novark, G.1    Berger, E.D.2    Zorn, B.G.3
  • 31
    • 81455129290 scopus 로고    scopus 로고
    • Standard Performance Evaluation Corporation, URL
    • SPEC. SPECjbb2005 (Java Server Benchmark), Release 1.07. Standard Performance Evaluation Corporation, 2006. URL http://www.spec.org/jbb2005.
    • (2006) SPECjbb2005 (Java Server Benchmark), Release 1.07
  • 32
    • 81455156115 scopus 로고    scopus 로고
    • Standard Performance Evaluation Corporation, Mar. URL
    • SPEC. SPECjvm98, Release 1.03. Standard Performance Evaluation Corporation, Mar. 1999. URL http://www.spec.org/jvm98.
    • (1999) SPECjvm98, Release 1.03
  • 33
    • 77956204832 scopus 로고    scopus 로고
    • Off-chip memory bandwidth minimization through cache partitioning for multi-core platforms
    • C. Yu and P. Petrov. Off-chip memory bandwidth minimization through cache partitioning for multi-core platforms. In Proceedings of the 47th Design Automation Conference, DAC'10, pages 132-137, 2010.
    • (2010) Proceedings of the 47th Design Automation Conference, DAC'10 , pp. 132-137
    • Yu, C.1    Petrov, P.2


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.