Online design bug detection: RTL analysis, flexible mechanisms, and evaluation

Proceedings of the Annual International Symposium on Microarchitecture, MICRO

Volumn , Issue 2008 PROCEEDINGS, 2008, Pages 282-293

  Constantinides, Kypros ^a   Mutlu, Onur ^b   Austin, Todd ^a  

^a UNIVERSITY OF MICHIGAN   (United States)

^b CARNEGIE MELLON UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

AREA OVERHEAD; BUG DETECTION; CHIP MULTIPROCESSOR; COMMERCIAL CHIPS; CONTROL SIGNAL; DESIGN TIME; EXPENSIVE PRODUCTS; FLEXIBLE MECHANISMS; MODERN PROCESSORS; MULTI-PROCESSORS; ONLINE OPERATIONS; POWER CONSUMPTION; PROTOTYPE IMPLEMENTATIONS; QUALITY PRODUCT; RESOURCE INTEGRATION; VERIFICATION PROCESS;

CUSTOMER SATISFACTION; ECONOMIC ANALYSIS; MULTIPROCESSING SYSTEMS; SIGNAL DETECTION; SOFTWARE PROTOTYPING;

MACHINE DESIGN;

EID: 66749179303     PISSN: 10724451     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/MICRO.2008.4771798     Document Type: Conference Paper

References (28)

1. Advanced Micro Devices. Revision Guide for AMD Athlon 64 and AMD Opteron Processors, Pub. No. 25759 Rev. 3.75, Feb. 2008.
2. A. Avžienis and Y. He. Microprocessor entomology: A taxonomy of design faults in COTS microprocessors. In DCCA-99, pages 3-24, 1999.
3. F. Bacchini, R. Damiano, B. Bentley, K. Baty, K. Normoyle, M. Ishii, and E. Yogev. Verification: what works and what doesn't. la DAC-41, 2004.
4. K. Constantinides, O. Mutlu, T. Austin, and V. Bertacco. Software-based online detection of hardware defects: Mechanisms, architectural support, and evaluation. la MICRO-40, 2007.
5. Freescale Semiconductor. MPC7457 Chip Errata, Rev. 10, Nov. 2004.
6. A. Gluska. Coverage-oriented verification of Banias. in DAC, 2003.
7. R. Goering. Post-silicon debugging worth a second look. In EETimes, Feb. 05 2007.
8. Intel Corporation. Intel Xeon Processor - Specification Update, Doc. No. 249678-056, Dec. 2006.
9. Intel Corporation. Intel Core 2 Extreme Processor X6800 and Intel Core 2 Duo Desktop Processor E6000 and E4000 - Specification Update, Doc. No. 313279-024, Feb. 2008.
10. Intel Corporation. Intel Core Duo Processor and Intel Core Solo Processor on 65nm Process - Specification Update, Doc. No. 309222-016, Feb. 2008.
11. Intel Corporation. Intel Pentium M Processor - Specification Update, Doc. No. 252665-033, Jan. 2008.
12. Intel Corporation. Intel Pentium 4 Processor - Specification Update, Doc. No. 249199-069, May 2007.
13. Intel Corporation. Intel Pentium 4 Processor on 90nm Process - Specification Update, Doc. No. 302352-031, Sept. 2006.
14. R. Kuppuswamy, P. DesRosier, D. Feltham, R. Sheikh, and P. Thadikaran. Full hold-scan systems in microprocessors: Cost/benefit analysis. ITJ, 8(1), Feb. 2004.
15. A. S. Leon, K. W. Tarn, J. L. Shin, D. Weisner, and F. Schumacher. A power-efficient high-throughput 32-thread SPARC processor. IEEE Journal of Solid-State Circuits, 42(1), 2006.
16. M. Magee. Intel's hidden Xeon, Pentium 4 bugs, http://www.theinquirer. net, Aug. 2002.
17. S. Narayanasamy, B. Carneal, and B. Calder. Patching processor design errors. In ICCD, Oct. 2006.
18. M. Prvulovic, Z. Zhang, and J. Torrellas. ReVive: Cost-effective architectural support for rollback recovery in shared-memory multiprocessors. In ISCA-29, 2002.
19. S. Sarangi, S. Narayanasamy, B. Carneal, A. Tiwari, B. Calder, and J. Torrellas. Patching processor design errors with programmable hardware. IEEE Micro, 2007.
20. S. R. Sarangi, A. Tiwari, and J. Torrellas. Phoenix: Detecting and recovering from permanent processor design bugs with programmable hardware. In MICRO, 2006.
21. D. J. Sorin, M. M. K. Martin, M. D. Hill, and D. A. Wood. SafetyNet: Improving the availability of shared memory multiprocessors with global checkpoint/recovery. In ISCA, 2002.
22. Sun Microsystems Inc. OpenSPARC T1 http://opensparc-tl.sunsource.net/.
23. Sun Microsystems Inc. OpenSPARC T1 Microarchitecture Specification. 2006.
24. Synopsys. Design Compiler User Guide, Version 2002.05, Jun. 2002.
25. D. Tarjan, S. Thoziyoor, and N. P. Jouppi. Cacti 4.0. Technical report hpl-2006-86, Hewlett-Packard, 2006.
26. I. Wagner, V. Bertacco, and T. Austin. Using field-repairable control logic to correct design errors in microprocessors. IEEE TCAD, 27(2):380-393, Feb 2008.
27. A. Wolfe. For Intel, it's a case of FPU all over again. In EE Times, May 1997.
28. T. Wood. The test and debug features of the AMD-K7 microprocessor. In ITC, 1999.