Multi-gate MOSFET circuit design

FinFETs and Other Multi-Gate Transistors

Volumn , Issue , 2008, Pages 293-335

  Knoblinger, Gerhard ^a   Fulde, Michael ^b   Pacha, Christian ^c  

^a INFINEON TECHNOLOGIES AUSTRIA AG   (Austria)

^b TECHNICAL UNIVERSITY OF MUNICH   (Germany)

^c INFINEON TECHNOLOGIES AG   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 84892351665     PISSN: None     EISSN: None     Source Type: Book    
DOI: 10.1007/978-0-387-71752-4_7     Document Type: Chapter

References (35)

1. T. Lueftner, J. Berthold, C. Pacha, G.Georgakos, G. Sauzon, O. Homke, J. Beshenar, P. Mahrla, K. Just, P. Hober, S. Henzler, D. Schmitt-Landsiedel, A. Yakovleff, A. Klein, R. Knight, P. Acharya1, H. Mabrouki, G. Juhoor, Matthias Sauer: 90nm CMOS Low Power GSM/EDGE Multimedia Enhanced Baseband Processor. ISSCC Dig. Techn. Papers, 253 (2006).
2. P. Royannez, H. Mair, F. Dahan, M. Wagner, M. Streeter, L. Bouetel, J. Blasquez, H. Clasen, G. Semino, J. Dong, D. Scott, B. Pitts, C. Raibaut, U. Ko: 90nm Low Leakage SoC Design Techniques for Wireless Applications. Techn. Digest ISSCC, 138 (2005).
3. H. De Man: Ambient Intelligence: Gigascale Dreams and Nanoscale Realities, ISSCC Dig. Techn. Papers, 29 (2005).
4. J. Yuan, S.S. Tan, Y.M. Lee, J. Kim, R. Lindsay, V. Sardesai, T. Hook, V. Sardesai, T. Hook, R. Amos, Z. Luo, W.Lee, S. Fang, T. Dyer, N. Rovedo, R. Stierstorfer, Z. Yang, J. Li, K. Barton, H. Ng, J. Sudijono, J. Ku, M. Hierlemann, T. Schiml: A 45nm low cost low power platform by using integrated dual-stress-liner technology. VLSI Tech. Symp. 100 (2006).
5. V. Chan, K. Rim, M. Ieong, S. Yang, R. Malik, Y.W. Teh, M. Yang, Q. Ouyang: Strain for CMOS performance Improvement. Proc. IEEE Custom Integrated Circuits Conf. 2005, 674 (2005).
6. E.P. Gusev, V. Narayanan, M. M. Frank: Advanced high-k dielectric stacks with polySi and metal gates: Recent progress and current challenges. IBM Journal of Research and Development 50-4/5, 387 (2006).
7. K. von Arnim, E. Augendre, C. Pacha, T. Schulz, K. T. San, F. Bauer, A. Nackaerts, R. Rooyackers, T. Vandeweyer, B. Degroote, N. Collaert, A. Dixit, R. Singanamalla, W. Xiong, A. Marshall, C.R. Cleavelin, K. Schrufer, M. Jurczak: A Low-Power Multi-Gate FET CMOS Technology with 13.9ps Inverter Delay. VLSI Tech. Symp. (2007).
8. C. Pacha, K. von Arnim, F. Bauer, T. Schulz, W. Xiong, K.T. San, A. Marshall, T. Baumann, C.R. Cleavelin, K. Schruefer, J. Berthold: Efficiency of Low-Power Design Techniques in Multi-Gate FET CMOS Circuits. Proc. of ESSCIRC (2007).
9. C. Pacha, K. von Arnim, T. Schulz, W. Xiong, M. Gostkowski, G. Knoblinger, A. Marshall, T. Nirschl, J. Berthold, C. Russ, H. Gossner, C. Duvvury, P. Patruno, C.R. Cleavelin, K. Schruefer: Circuit Design Issues in Multi-Gate FET CMOS Technologies, ISSCC Digest of Techn. Papers, 420 (2006).
10. K. Chen, C. Hu, P. Fang, M.R. Lin, D.L. Wollesen: Predicting CMOS Speed with Gate Oxide and Voltage Scaling and Interconnect Loading Effects. IEEE Trans. Electron Dev. 44-11, 1951(1997).
11. N. Collaert, A. De Keersgieter, K.G. Anil, R. Rooyackers, G. Eneman, M. Goodwin, B. Eyckens, E. Sleeckx, J.-F. de Marneffe, K. De Meyer, P. Absil, M. Jurczak, S. Biesemans: Performance Improvement of Tall Triple Gate Devices With Strained SiN Layers. IEEE Electr. Dev. Lett. 26-11, 820 (2005).
12. W. Xiong, C.R Cleavelin, P. Kohli, C. Huffman, T. Schulz, K. Schruefer, G. Gebara, K. Mathews, P. Patruno, Yves-Matthieu Le Vaillant, I. Cayrefourcq, M. Kennard, C. Mazure, K. Shin, T.-J. King Liu: Impact of Strained-Siliconon- Insulator (sSOI) Substrate on FinFET Mobility, IEEE Electr. Dev. Lett. 27-7, 612 (2006).
13. G. Knoblinger, C. Pacha, F. Kuttner, A. Marshall, C. Russ, P. Haibach, P. Patruno, T. Schulz, K. v. Arnim, J.P. Engelstaedter, L. Bertolissi, W. Xiong, C.R. Cleavelin, K. Schruefer: Multi-Gate MOSFET Design. Proceedings of ESSCIRC, 66 (2006).
14. H. Shang, L. Chang, X. Wang, M. Rooks, Y. Zhang, B. To, K. Babich, G. Totir, Y. Sun, E. Kiewra, M. Ieong, W. Haensch: Investigation of FinFET devices for 32nm technologies and beyond. VLSI Tech. Symp. 54 (2006).
15. S. Hanson, B. Zhai, K. Bernstein, D. Blaauw, A. Bryant, L. Chang, K. K. Das, W. Haensch, E. J. Nowak, D. M. Sylvester: Ultralow-voltage, minimumenergy CMOS. IBM Journal of Research and Development 50-4/5, 469 (2006).
16. B. Doyle, B. Boyanov, B, S. Datta, M. Doczy, S. Hareland, B. Jin, J. Kavalieros, T. Linton, R. Rios, R. Chau: Tri-Gate Fully-Depleted CMOS Transistors: Fabrication, Design and Layout. VLSI Techn. Symp., 133 (2006).
17. A. Marshall, W. Xiong; C.R. Cleavelin, K. Matthews, G. Knoblinger. C. Pacha, K. von Armin, T. Schulz, K. Schruefer, P. Patruno: Effects of Temperature on Metal Gate FinFET Circuit Performance. Proc. IEEE International SOI Conference, 163 (2006).
18. Z. Guo, S. Balasubramanian, R. Zlatanovici, T.-J. King, B. Nikolić: FinFETBased SRAM Design. Proc. Int. Symp. on Low Power Electr. and Design, 2 (2005).
19. L.Witters, N. Collaert, A. Nackaerts, M. Demand, S. Demuynck, C. Delvaux, A. Lauwers, C. Baerts, S. Beckx, W. Boullart, S. Brus, B. Degroote, J.F. de Marneffe, A. Dixit, K. De Meyer, M. Ercken, M. Goodwin, E. Hendrickx, N. Heylen, P. Jaenen, D. Laidler, P. Leray, S. Locorotondo, M. Maenhoudt, M. Moelants, I. Pollentier, K. Ronse, R. Rooyackers, J. Van Aelst, G. Vandenberghe, T. Vandeweyer, S. Vanhaelemeersch, M. Van Hove, J. Van Olmen, S. Verhaegen, J. Versluijs, C. Vrancken, V. Wiaux, P. Willems, J. Wouters, M. Jurczak and S. Biesemans: Integration of tall triple-gate devices with inserted-Tax/Ny gate in a 0.274 μm2 6T-SRAM cell and advanced CMOS logic circuits. VLSI Tech. Symp., 106 (2005).
20. V. Subramanian, B. Parvais, J. Borremans, A. Mercha, D. Linten, P. Wambacq, J. Loo, M. Dehan, N. Collaert, S. Kubicek, R.J.P. Lander, J.C. Hooker, F.N. Cubaynes, S. Donnay, M. Jurczak, G. Groeseneken, W. Sansen and S. Decoutere: Device and circuit-level analog performance trade-offs: A comparative study of planar bulk FETs versus FinFETs. Tech. Digest of IEDM, 851 (2005).
21. P. Kinget and M. Steyaert: Impact of transistor mismatch on the speedaccuracy-power trade-off of analog CMOS circuits. Proc. IEEE Custom Integrated Circuits Conf., 333 (1996).
22. M. Pelgrom, A. Duinmaijer and A. Welbers: Matching properties of MOS transistors. IEEE Journal of Solid-State Circuits 24, 1433 (1989).
23. C. Gustin A. Mercha, J. Loo, V. Subramanian, B. Parvais, M. Dehan, S. Decoutere: Stochastic Matching Properties of FinFETs. IEEE Electr. Dev. Let. 27, 846 (2006).
24. T. Schulz, W. Xiong, C.R. Cleavelin, A. Chaudhry, A. Woo and J.P. Colinge: Fin thickness asymmetry effects in multiple-gate SOI FETs (MuGFETs). Proc. IEEE International SOI Conference, 154 (2005).
25. M. Fulde, A. Mercha, C. Gustin, B. Parvais, V. Subramanian, K. von Arnim, F. Bauer, K. Schruefer, D. Schmitt-Landsiedel, G. Knoblinger: Analog Design Challenges and Trade-Offs using Emerging Materials and Devices, Proc. of ESSCIRC (2007).
26. M. Fulde, D. Schmitt-Landsiedel, G. Knoblinger: Transient Variations in Emerging SOI Technologies: Modeling and Impact on Analog/Mixed-Signal Circuits. Proc IEEE International Symposium on Circuits and Systems, 1249 (2007).
27. W. Molzer, Th. Schulz, W. Xiong, R. C. Cleavelin, K. Schruefer, A. Marshall, K. Matthews, J. Sedlmeir, D. Siprak, G. Knoblinger, L. Bertolissi, P. Patruno, J.-P. Colinge: Self Heating Simulation of Multi-Gate FETs. Proc. of ESSDERC, 311 (2006).
28. G. Ribes, J. Mitard, M. Denais, S. Bruyere, F. Monsieur, C. Parthasarathy, E. Vincent, G. Ghibaudo: Review on high-k Dielectrics Reliability Issues. IEEE Transactions on Device and Materials Reliability 5, 5 (2005).
29. P. E. Allan and D. R. Holberg: CMOS analog circuit design (Oxford University Press, 2002).
30. H. Banba H. Shiga, A. Umezawa, T. Miyaba, T. Tanzawa, S. Atsumi, K. Sakui: A CMOS bandgap reference circuit with sub-1-V operation. IEEE Journal of Solid-State Circuits 34, 670 (1999).
31. G. Knoblinger, F. Kuttner, A. Marshall, C. Russ, P. Haibach, P. Patruno, T. Schulz, W. Xiong, M. Gostkowski, K. Schruefer, C. R. Cleavelin: Design and Evaluation of Basic Analog Circuits in an Emerging MuGFET Technology. Proc. IEEE International SOI Conference, 39 (2005).
32. W. Xiong, G. Gebara, J. Zaman, M. Gostkowski, B. Nguyen, G. Smith, D. Lewis, C. R. Cleavelin, R. Wise, S. Yu, M. Pas, T.J. King, J.P. Colinge: Improvement of FinFET electrical characteristics by hydrogen annealing. IEEE Electr. Dev. Lett. 25, 541 (2004).
33. A. van den Bosch, M. Borremans, M. Steyaert and W. Sansen: A 10-bit 1-GSample/s Nyquist current-steering CMOS D/A converter. IEEE Journal of Solid-State Circuits 36, 315 (2001).
34. G. Knoblinger, P. Klein and M. Tiebout: A New Model for Thermal Channel Noise of Deep-Submicron MOSFETS and its Application in RF-CMOS Design. IEEE Journal of Solid-State Circuits 36, 831 (2001).
35. H. Gossner, C. Russ, F. Siegelin, J. Schneider, K. Schruefer, T. Schulz, C. Duvvury, C. R. Cleavelin, W. Xiong: Unique ESD Failure Mechanism in a MuGFET Technology. Tech. Digest of IEDM, paper 4.5 (2006).