On-demand thread-level fault detection in a concurrent programming environment

Proceedings - 2013 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation, IC-SAMOS 2013

Volumn , Issue , 2013, Pages 255-262

  Fu, Jian ^a,b   Yang, Qiang ^a,b   Poss, Raphael ^a   Jesshope, Chris R ^a   Zhang, Chunyuan ^b  

^a UNIVERSITY OF AMSTERDAM   (Netherlands)

^b NATIONAL UNIVERSITY OF DEFENSE TECHNOLOGY   (China)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SIMULATION; CONCURRENCY CONTROL; EMBEDDED SYSTEMS; FAULT DETECTION; MICROPROCESSOR CHIPS; REDUNDANCY; SIGNAL PROCESSING;

CONCURRENCY MANAGEMENT; CONCURRENT PROGRAMMING; DESIGN MARGIN; FAULT-DETECTION MECHANISMS; LATENCY TOLERANCE; MANY-CORE PROCESSORS; MULTI-CORE PROCESSOR; MULTI-CORE SYSTEMS;

MULTICORE PROGRAMMING;

EID: 84888865912     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/SAMOS.2013.6621132     Document Type: Conference Paper

References (28)

1. C. LaFrieda, E. Ipek, J. F. Martinez, and R. Manohar, "Utilizing dynamically coupled cores to form a resilient chip multiprocessor," in Proceedings of the 37th Annual IEEE/IFIP International Conference on Dependable Systems and Networks (DSN), 2007, pp. 317-326.
2. S. Hareland, J. Maiz, M. Alavi, K. Mistry, S. Walsta, and C. Dai, "Impact of CMOS process scaling and SOI on the soft error rates of logic processes," in IEEE Symposium on VLSI Technology, 2001, pp. 73-74.
3. J. von Neumann, "Probabilistic logics and the synthesis of reliable organisms from unreliable components," in C. E. Shannon and J. McCarthy, editors, Automata Studies, 1956, pp. 43-98.
4. T. Slegel, I. Averill, R.M., M. Check, B. Giamei, B. Krumm, C. Krygowski, W. Li, J. Liptay, J. MacDougall, T. McPherson, J. Navarro, E. Schwarz, K. Shum, and C. Webb, "IBM's S/390 G5 microprocessor design," Micro, IEEE, Vol. 19, no. 2, pp. 12-23 mar/apr 1999.
5. D. Jewett, "Integrity S2: a fault-tolerant Unix platform," in 21st International Symposium on Fault-Tolerant Computing (FTCS), jun 1991, pp. 512-519.
6. D. Bernick, B. Bruckert, P. D. Vigna, D. Garcia, R. Jardine, J. Klecka, and J. Smullen, "NonStop advanced architecture," in Proceedings of the 2005 International Conference on Dependable Systems and Networks (DSN), 2005, pp. 12-21.
7. Y. Yeh, "Triple-triple redundant 777 primary flight computer," in Proceedings of the 1996 IEEE Aerospace Applications Conference, 1996, pp. 293-307.
8. E. Rotenberg, "AR-SMT: a microarchitectural approach to fault tolerance in microprocessors," in 29th Annual International Symposium on Fault-Tolerant Computing (FTCS), june 1999, pp. 84-91.
9. S. K. Reinhardt and S. S. Mukherjee, "Transient fault detection via simultaneous multithreading," in Proceedings of the 27th Annual International Symposium on Computer Architecture (ISCA), 2000, pp. 25-36.
10. T. N. Vijaykumar, I. Pomeranz, and K. Cheng, "Transient-fault recovery using simultaneous multithreading," in Proceedings of the 29th Annual International Symposium on Computer Architecture (ISCA), 2002, pp. 87-98.
11. E. Schuchman and T. Vijaykumar, "BlackJack: hard error detection with redundant threads on smt," in 37th Annual IEEE/IFIP International Conference on Dependable Systems and Networks (DSN), june 2007, pp. 327-337.
12. S. S. Mukherjee, M. Kontz, and S. K. Reinhardt, "Detailed design and evaluation of redundant multithreading alternatives," in Proceedings of the 29th Annual International Symposium on Computer Architecture (ISCA), 2002, pp. 99-110.
13. M. Gomaa, C. Scarbrough, T. N. Vijaykumar, and I. Pomeranz, "Transient-fault recovery for chip multiprocessors," in Proceedings of the 30th Annual International Symposium on Computer Architecture (ISCA), 2003, pp. 98-109.
14. J. C. Smolens, B. T. Gold, B. Falsafi, and J. C. Hoe, "Reunion: complexity-effective multicore redundancy," in Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO), 2006, pp. 223-234.
15. M. de Kruijf, S. Nomura, and K. Sankaralingam, "Relax: an architectural framework for software recovery of hardware faults," in Proceedings of the 37th Annual International Symposium on Computer Architecture (ISCA), 2010, pp. 497-508.
16. C. Jesshope, "The SVP model," University of Amsterdam, Tech. Rep., March 2011. [Online]. Available: https://notes.svp-home.org/svp38.html
17. T. Bernard, K. Bousias, L. Guang, C. Jesshope, M. Lankamp, M. van Tol, and L. Zhang, "A general model of concurrency and its implementation as many-core dynamic risc processors," in International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS), july 2008, pp. 1-9.
18. Q. Yang, C. Jesshope, and J. Fu, "A micro-threading based concurrency model for parallel computing," in IEEE International Symposium on Parallel and Distributed Processing Workshops and Phd Forum (IPDPSW), may 2011, pp. 1668-1674.
19. R. Poss, M. Lankamp, Q. Yang, J. Fu, M. W. van Tol, and C. Jesshope, "Apple-CORE: Microgrids of SVP cores," in Proc. 15th Euromicro Conference on Digital System Design (DSD), September 2012.
20. R. Poss, "SL - a "quick and dirty," but working intermediate language for SVP systems," University of Amsterdam, Tech. Rep., August 2012. [Online]. Available: http://arxiv.org/abs/1208.4572
21. M. Lankamp and R. Poss, "SVP extensions to the Alpha ISA," University of Amsterdam, Tech. Rep., March 2011. [Online]. Available: https://notes.svp-home.org/mgsim2.html
22. L. Zhang and C. Jesshope, "On-chip COMA cache-coherence protocol for microgrids of microthreaded cores," in Proceedings of the 2007 Conference on Parallel Processing (Euro-Par), 2008, pp. 38-48.
23. T. D. Vu, L. Zhang, and C. Jesshope, "The verification of the on-chip COMA cache coherence protocol," in Proceedings of the 12th International Conference on Algebraic Methodology and Software Technology, 2008, pp. 413-429.
24. D. Tullsen, S. Eggers, and H. Levy, "Simultaneous multithreading: Maximizing on-chip parallelism," in Proceedings of the 22nd Annual International Symposium on Computer Architecture (ISCA), june 1995, pp. 392-403.
25. K. Sundaramoorthy, Z. Purser, and E. Rotenburg, "Slipstream processors: improving both performance and fault tolerance," in Proceedings of the 9th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), 2000, pp. 257-268.
26. A. Parashar, A. Sivasubramaniam, and S. Gurumurthi, "SlicK: slice-based locality exploitation for efficient redundant multithreading," in Proceedings of the 12th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), 2006, pp. 95-105.
27. M. A. Gomaa and T. N. Vijaykumar, "Opportunistic transient-fault detection," in Proceedings of the 32nd Annual International Symposium on Computer Architecture (ISCA), 2005, pp. 172-183.
28. M. Rashid and M. Huang, "Supporting highly-decoupled thread-level redundancy for parallel programs," in IEEE 14th International Symposium on High Performance Computer Architecture (HPCA), 2008, pp. 393-404.