SlicK: Slice-based locality exploitation for efficient redundant multithreading

International Conference on Architectural Support for Programming Languages and Operating Systems - ASPLOS

Volumn , Issue , 2006, Pages 95-105

  Parashar, Angshuman ^a   Sivasubramaniam, Anand ^a   Gurumurthi, Sudhanva ^b  

^a The Pennsylvania State University   (United States)

^b University of Virginia   (United States)

Author keywords

Backward slice extraction; Microarchitecture; Redundant threading; Transient faults

Indexed keywords

BACKWARD SLICE EXTRACTION; MICROARCHITECTURE; REDUNDANT THREADING;

COMPUTER PROGRAMMING; FAULT DETECTION; LOGIC DESIGN; RELIABILITY;

MICROPROCESSOR CHIPS;

EID: 34547434242     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1168857.1168870     Document Type: Conference Paper

References (32)

1. T. Austin. DIVA: A Reliable Substrate for Deep Submicron. Microarchitecture Design. In Proceedings of the International Symposium on Microarchitecture (MICRO), pages 196-207, November 1999.
2. M. Brown, J. Stark, and Y. Patt. Select-Free Instruction. Scheduling Logic. In Proceedings of the International. Symposium on Microarchitecture (MICRO), pages 204-213", December 2001.
3. D. Burger and T. Austin. The SimpleScalar Toolset, Version 3.0. http://www.simplescalar.com.
4. M. Burtscher. An Improved Index Function for (D)FCM Predictors. ACMSIGARCH Computer Architecture News, 30(3): 19-24, June 2002.
5. J. Collins, D. Tullsen, H. Wang, and J. Shen. Dynamic Speculative Precomputation. In Proceedings of the International Symposium on Microarchitecture (MICRO), pages 306-317, December 2001.
6. E. Duesterwald, R. Gupta, and M. L. Soffa. Distributed slicing and partial re-execution for distributed programs. In Languages and Compilers for Parallel Computing, pages 497-511, 1992.
7. M. A. Gomaa and T. N. Vijaykumar. Opportunistic transient-fault detection. In Proceedings of the International Symposium on Computer Architecture (ISCA), pages 172-183, 2005.
8. D. Grunwald, A. Klauser, S. Manne, and A. R. Pleszkun. Confidence estimation for speculation control. In Proceedings of the International Symposium on Computer Architecture (ISCA), pages 122-131, 1998.
9. S. Gurumurthi, A. Parashar, and A. Sivasubramaniam. SOS: Using Speculation for Memory Error Detection. In Proceedings of the Workshop on High Performance Computing Reliability Issues (held in conjunction with HPCA), February 2005.
10. HP NonStop Himalaya. http://nonstop.compaq,com/.
11. J. J. Koppanalil and E. Rotenberg. A simple mechanism for detecting ineffectual, instructions in slipstream processors. IEEE Transactions on Computers, 53(4):399-413, 2004.
12. K. Lepak, G. Bell, and M. Lipasti. Silent Stores and Store Value Locality. IEEE Transactions on Computers, 50(11):1174-1190, November 2001.
13. X. Li, S. V. Adve, P. Bose, and J. A. Rivers. Softarch: An architecture level tool for modeling and analyzing soft errors. In Proceedings of the International Conference on Dependable Systems and Networks (DSN), pages 496-505, 2005.
14. E. Morancho, J. Labia, and A. Olive. Recovery mechanism for latency misprediction, In Proceedings of the 2001 ACM/IEEE International Conference on Parallel Architectures and Compilation Techniques, 2001.
15. A. Moshovos, D. N. Pnevmatikatos, and A. Baniasadi. Slice-processors: an implementation of operation-based prediction. In ICS '01: Proceedings of the 15th international conference on Supercomputing, pages 321-334, 2001.
16. S. Mukherjee, M. Kontz, and S. Reinhardt. Detailed Design and Evaluation of Redundant Multithreading Alternatives. In Proceedings of the International Symposium on Computer Architecture (ISCA), pages 99-110, May 2002.
17. S. Mukherjee, C. Weaver, J. Emer, S. Reinhardt, and T. Austin. A Systematic Methodology to Compute the Architectural Vulnerability Factors for a High-Performance Microprocessor. In Proceedings of the International. Symposium on Microarchitecture (MICRO), pages 29-40, December 2003.
18. A. Parashar, S. Gurumurthi, and A. Sivasubramaniam. A Complexity-Effective Approach to ALU Bandwidth Enhancement for Instruction-Level Temporal Redundancy. In Proceedings of the International Symposium on Computer Architecture (ISCA), pages 376-386, June 2004.
19. M. K. Qureshi, O. Mutlu, and Y. N. Patt. Microarchitecture-based introspection: A technique for transient-fault tolerance in microprocessors. In Proceedings of the 2005 International Conference on Dependable Systems and Networks (DSN'05), pages 434-443, 2005.
20. S. Reinhardt and S. Mukherjee. Transient Fault Detection via Simultaneous Multithreading. In Proceedings of the International Symposium on Computer Architecture (ISCA), pages 25-36, June 2000.
21. S. R. Sarangi, J. T. Wei Liu, and Y. Zhou. Reslice: Selective re-execution of long-retired misspeculated instructions using forward slicing. In Proceedings of the 38th annual IEEE/ACM International Symposium on Microarchitecture, pages 257-270, 2005.
22. T. Sherwood, E. Perelman, G. Hamerly, and B. Calder. Automatically Characterizing Large Scale Program Behavior. In Proceedings of the International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), October 2002.
23. P. Shivakumar, M. Kistler, S. Keckler, D. Burger, and L. Alvisi. Modeling the Effect of Technology Trends on Soft Error Rate of Combinational Logic. In Proceedings of the International Conference on Dependable Systems and Networks (DSN), June 2002.
24. T. Siegel et al. IBM's S/390 G5 Microprocessor Design. IEEE Micro, 19(2), March 1999.
25. J. Smolens, B. Gold, J. Kim, B. Falsafi, J. Hoe, and A. Nowatzyk. Fingerprinting: Bounding Soft-Error Detection Latency and Bandwidth. In Proceedings of the International. Conference on Architectural. Support for Programming Languages and Operating Systems (ASPLOS), pages 224-234, October 2004.
26. J. Smolens, J. Kim, J. Hoe, and B. Falsafi. Efficient Resource Sharing in Concurrent Error Detecting Superscalar Microarchitectures. In Proceedings of the International. Symposium on Microarchitecture (MICRO), pages 257-268, December 2004.
27. K. Sundaramoorthy, Z. Purser, and E. Rotenburg. Slipstream processors: improving both performance and fault tolerance. In ASPLOS-IX: Proceedings of the ninth international conference on Architectural support for programming languages and operating systems, pages 257-268, 2000.
28. D. Tullsen, S. Eggers, and H. Levy. Simultaneous Multithreading: Maximizing On-Chip Parallelism. In Proceedings of the International Symposium on Computer Architecture (ISCA), pages 392-403, June 1995.
29. T. Vijaykumar, I. Pomeranz, and R. Cheng. Transient-Fault Recovery via Simultaneous Multithreading. In Proceedings of the International Symposium on Computer Architecture (ISCA), pages 87-98, May 2002.
30. N. J. Wang and S. J. Patel. Restore: Symptom based soft error detection in microprocessors. In Proceedings of the 2005 International Conference on Dependable Systems and Networks (DSN'05), pages 30-39, 2005.
31. T-Y. Yeh and Y. Patt. Alternative Implementations of Two-Level Adaptive Branch Prediction. In Proceedings of the International Symposium on Computer Architecture (ISCA), pages 124-134, May 1992.
32. C. Zilles and G. Sohi. Understanding the Backward Slices of Performance Degrading Instructions. In Proceedings of the International Symposium on Computer Architecture (ISCA), pages 172-181, June 2000.