A micro threading based concurrency model for parallel computing

IEEE International Symposium on Parallel and Distributed Processing Workshops and Phd Forum

Volumn , Issue , 2011, Pages 1668-1674

  Yang, Qiang ^a   Jesshope, C R ^a   Fu, Jian ^a  

^a UNIVERSITY OF AMSTERDAM   (Netherlands)

Author keywords

Concurrency mode; Multi core and multi threading; Parallel computing

Indexed keywords

CONCURRENCY MODE; GAME OF LIFE; MANY-CORE; MULTI CORE; MULTI-CORE PROCESSOR; PARALLEL APPLICATION; PARALLEL PROGRAM; SOFTWARE DEVELOPER; SOFTWARE SIMULATOR;

DISTRIBUTED PARAMETER NETWORKS; PARALLEL ARCHITECTURES; PARALLEL PROCESSING SYSTEMS; SOFTWARE TESTING; VERIFICATION;

MULTICORE PROGRAMMING;

EID: 83455261969     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IPDPS.2011.323     Document Type: Conference Paper

References (15)

1. C. Jesshope, M. Hicks, M. Lankamp, R. Poss, and L. Zhang, "Making multi-cores mainstream - from security to scalability," in Advances in Parallel Computing, vol. 18, IOS Press, 2010.
2. D. Saougkos, D. Evgenidou, and G. Manis. Specifying, "loop transformations for C2μTC source-to-source compiler," in 14th Workshop on Compilers for Parallel Computing (CPC'09), 2009.
3. C.R. Jesshope, "μTC - an intermediate language for programming chip multiproc-essors," in Asia-Pacific Computer Systems Architecture Conference, 4186 LNCS, 2006, pp. 147-160.
4. C. R. Jesshope, "Microthreading a model for distributed instruction-level concur-rency," Parallel processing Letters, vol.16, no. 2, 2006, pp. 209-228, ISSN: 0129-6264.
5. A. Bolychevsky, C. R. Jesshope and V. B. Muchnick, "Dynamic scheduling in RISC architectures," IEE Trans. E, Computers and Digital Techniques, 143, 1996, pp. 309-317.
6. E. W. Dijkstra, "Hierarchical ordering of sequential processes," Acta Informatica, vol. 1, no. 2, June 1971, pp. 115-138.
7. Bousias, K., Guang, L., Jesshope, C., and Lankamp, "M. Implementation and Evaluation of a Microthread Architecture," Journal of Systems Architecture 55, 3 (2009), pp.149-161.
8. Arvind, R. S. Nikhil, and K. K. Pingali, "I-structures: data structures for parallel computing," ACM Trans. Program. Lang. Syst., vol. 11, no. 4, 1989, pp. 598-632.
9. Overview of SL language, http://notes.svp-home.org/sl2.html
10. C. Grelck and S-B. Scholz., "SAC: A functional array language for efficient multithreaded execution," International Journal of Parallel Programming, vol. 34, no. 4, 2006, pp. 383-427.
11. C. Grelck, S-B Scholz, and A. Shafarenko, "A gentle introduction to S-Net: Typed stream processing and declarative coordination of asynchronous compo-nents," Parallel Processing Letters, vol. 18, no. 1, 2008, pp.221-237.
12. The Apple Core Project, http://www.apple-core.info/
13. Conway's Game of Life, http://en.wikipedia.org/wiki/Conway-Game-of-Life
14. R.C. Poss, and C.R. Jesshope, "Lazy Reference Counting for the Micro grid," CGO'10 April, 2011, Chamonix, France, in press.
15. Intel Corporation, Single-chip Cloud Computer, http://techresearch.intel. com/projectdetails.aspx?id=1