BlackJack: Hard error detection with redundant threads on SMT

Proceedings of the International Conference on Dependable Systems and Networks

Volumn , Issue , 2007, Pages 327-336

  Schuchman, Ethan ^a   Vijaykumar, T N ^a  

^a Purdue University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

HARD ERRORS; REDUNDANT THREADS; SIGNAL PATHWAYS;

CUSTOMER SATISFACTION; ERROR DETECTION; PROBLEM SOLVING; SOFTWARE ARCHITECTURE;

FAULT TOLERANT COMPUTER SYSTEMS;

EID: 36049039575     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DSN.2007.23     Document Type: Conference Paper

References (18)

1. T. M. Austin. Diva: a reliable substrate for deep submicron microarchitecture design. In MICRO 32: Proceedings of the 32nd annual ACM/IEEE international symposium on Microarchitecture, pages 196-207, 1999.
2. D. C. Bossen, A. Kitamorn, K. F. Reick, and M. S. Floyd. Fault-tolerant design of the IBM pSeries 690 system using the POWER4 processor technology. IBM Journal of Research and Development, 46(1), 2002.
3. F. A. Bower, D. J. Sorin, and S. Ozev. A mechanism for online diagnosis of hard faults in microprocessors. In MICRO 38: Proceedings of the 38th annual IEEE/ACM International Symposium on Microarchitecture, pages 197-208, 2005.
4. D. Burger, T. M.. Austin, and S. Bennett. Evaluating future microprocessors: The simplescalar tool set. Technical Report CS-TR-1996-1308, University of Wisconsin, 1996.
5. K. Constanitinides, S. Plaza, J. Blome, B. Zhang, V. Bertacco, S. Mahlke, T. Austin, and M. Orshansky. Bulletproof: A defect-tolerant cmp switch architecture. In Proceedings of the 12th International Symposium on High-Performance Computer Architecture (HPCA-12), February 2006.
6. M. Gomaa, C. Scarbrough, T. N. Vijaykumar, and I. Pomeranz. Transient-fault recovery for chip multiprocessors. In ISCA '03: Proceedings of the 30th annual international symposium on Computer architecture, pages 98-109. ACM Press, 2003.
7. W. Maly, A. Gattiker, T. Zanon, T. Vogels, R. D. Blanton, and T. Storey. Deformations of IC structure in test and yield learning. In International Test Conference (ITC), 2003.
8. M. Meterelliyoz, H. Mahmoodi, and K. Roy. A leakage control system for thermal stability during burn-in test. In International Test Conference (ITC), November 2005.
9. S. S. Mukherjee, M. Kontz, and S. K. Reinhardt. Detailed design and evaluation of redundant multithreading alternatives. In ISCA '02: Proceedings of the 29th annual international symposium on Computer architecture, 2002.
10. S. K. Reinhardt and S. S. Mukherjee. Transient fault detection via simultaneous multithreading. In ISCA '00: Proceedings of the 27th annual international symposium on Computer architecture, pages 25-36. ACM Press, 2000.
11. E. Schuchman and T. N. Vijaykumar. Rescue: A microarchitecture for testability and defect tolerance. In ISCA '05: Proceedings of the 32nd Annual International Symposium on Computer Architecture, pages 160-171, 2005.
12. F. F. Sellers, M. yue Hsiao, and L. W. Bearnson. Error Detecting Logic for Digital Computers. McGraw-Hill, 1968.
13. O. Semenov, A. Vassighi, M. Sachdev, A. Keshavarzi, and C. F. Hawkins. Effect of cmos technology scaling on thermal management during burn-in. IEEE Transactions on Semiconductor Manufacturing, 16(4), 2003.
14. T. Sherwood, E. Perelman, G. Hamerly, and B. Calder. Automatically characterizing large scale program behavior. In Proceedings of the 10th International Conference on Architectural Support for Programming Languages and Operating Systems, Oct. 2002.
15. K. Skadron, M. R. Stan, W.Huang, S. Velusamy, K. Sankaranarayanan, and D. Tarjan. Temperature-aware microarchitecture. In Proceedings of the 30th Annual International Symposium on Computer Architecture, 2003.
16. J. Srinivasan, S.V. Adve, P. Bose, and J, A. Rivers. Exploiting structural duplication for lifetime reliability enhancement. In ISCA '05: Proceedings of the 32nd Annual International Symposium on Computer Architecture, pages 520-531, 2005.
17. T. N. Vijaykumar, I. Pomeranz, and K. Cheng. Transient-fault recovery using simultaneous multithreading. In Proceedings of the 29th annual international symposium on Computer architecture, pages 87-98, 2002.
18. E. Weglarz, K. Saluja, and T. M. Mak. Testing of hard faults in simultaneous multi-threaded processors. In Proceeding of the 10th IEEE International On-Line Testing Symposium, 2004.