메뉴 건너뛰기




Volumn 13, Issue 9, 2013, Pages 4176-4181

Dually active silicon nanowire transistors and circuits with equal electron and hole transport

Author keywords

CMOS; reconfigurable logic; RFET; Schottky barrier FET; Silicon nanowire; strain

Indexed keywords

DEVICE CHARACTERISTICS; MANDATORY REQUIREMENT; RECONFIGURABLE LOGIC; RFET; SCHOTTKY BARRIER FETS; SILICON NANOWIRE TRANSISTORS; SILICON NANOWIRES; TUNNELING TRANSMISSION;

EID: 84884249918     PISSN: 15306984     EISSN: 15306992     Source Type: Journal    
DOI: 10.1021/nl401826u     Document Type: Article
Times cited : (163)

References (39)


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.