Cooperative boosting: Needy versus greedy power management

Proceedings - International Symposium on Computer Architecture

Volumn , Issue , 2013, Pages 285-296

  Paul, Indrani ^a,b   Manne, Srilatha ^a   Arora, Manish ^a,c   Bircher, W Lloyd ^a   Yalamanchili, Sudhakar ^b  

^a ADVANCED MICRO DEVICES   (United States)

^b GEORGIA INSTITUTE OF TECHNOLOGY   (United States)

^c UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

GPU computing; Power management; Thermal management

Indexed keywords

APPLICATION PERFORMANCE; AVERAGE ENERGY; GPU COMPUTING; HETEROGENEOUS PROCESSORS; MANAGEMENT TECHNIQUES; POWER MANAGEMENTS; THERMAL CONSTRAINTS; THERMAL COUPLING;

ALGORITHMS; COMPUTER ARCHITECTURE; ENERGY EFFICIENCY; ENERGY MANAGEMENT; TEMPERATURE CONTROL;

BENCHMARKING;

EID: 84881128154     PISSN: 10636897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/2485922.2485947     Document Type: Conference Paper

References (47)

1. Advanced Configuration and Power Interface (ACPI), Specification, http://www.acpi.info/spec.htm
2. AMD APP SDK, http://developer.amd.com/tools/heterogeneous-computing/amd- accelerated-parallel-processing-app-sdk/
3. M. Arora, S. Nath, S. Mazumdar, S. Baden, and D. Tullsen, "Redefining the Role of the CPU in the Era of CPU-GPU Integration," IEEE Micro 2012.
4. A. Arani et al., "Online thermal-aware scheduling for multiple clock domain CMPs," ISOCC '07.
5. K. Asanovic, R. Bodik, B. C. Catanzaro, J. J. Gebis, P. Husbands, K. Keutzer, D. A. Patterson, W. L. Plishker, J. Shalf, S. W. Williams, and K. A. Yelick, "The landscape of parallel computing research: A view from Berkeley," Technical Report UCB/EECS-183, 2006.
6. R. Ayoub, R. Nath, and T. Rosing, "JETC: Joint Energy Thermal and Cooling Management for Memory and CPU Subsystems in Servers," HPCA 2012.
7. Peter Bailis, V. J. Reddi, S. Gandhi, D. Brooks, and M. Seltzer, "Dimetrodon: Processor-level Preventive Thermal Management via Idle Cycle Injection," DAC 2011.
8. BKDG: http://support.amd.com/us/Processor-TechDocs/42300-15h-Mod-10h-1Fh- BKDG.pdf
9. D. Brooks and M. Martonosi, "Dynamic thermal management for high-performance microprocessors," International Symposium on High-Performance Computer Architecture (HPCA '01).
10. S. Che, M. Boyer, J. Meng, D. Tarjan, J. W. Sheaffer, Lee S - H, and K. Skadron, "Rodinia: A benchmark suite for heterogeneous computing," IISWC 2009.
11. S. Che, J. W. Sheaffer, M. Boyer, L. Szafaryn, and K. Skadron, "A characterization of the Rodinia benchmark suite with comparison to contemporary CMP workloads," IISWC 2010.
12. J. Choi, C. Cher, H. Franke, H. Haman, A. Weger, and P. Bose, "Thermal-aware task scheduling at the system software level," ISLPED' 07.
13. A. K. Coskun, T. S. Rosing, and K. C. Gross, "Temperature management in multiprocessor SoCs using online learning," Proceedings of the Design Automation Conference (DAC '08).
14. A. K. Coskun, T. S. Rosing, D. A. Alonso, J. Leblebici, and J. Ayala, "Dynamic thermal management in 3D multicore architectures," DATE '09.
15. J. Cong, S. W. Chung, and K. Skadron, "Recent Thermal Management T echniques for Microprocessors," ACM Computing Surveys, 2012.
16. J. Donald and M. Martonosi, "Techniques for multicore thermal management: classification and new exploration," ISCA 2006.
17. Folding At Home, http://folding.stanford.edu/English/Download
18. V. Hanumaiah and S. Vrudhula, "Temperature-Aware DVFS for Hard Real-Time Applications on Multicore Processors," IEEE Transactions on Computers, October 2012.
19. S. Hong and H. Kim, "An integrated GPU power and performance model," ISCA 2010.
20. C. Hsu and W. Feng, "Effective dynamic voltage scaling through CPU-boundedness detection," Lecture Notes in Computer Science, 2004.
21. Z. Hu, D. Brooks, V. Zyuban, and P. Bose, "Microarchitecture-level power-performance simulators: modeling, validation and impact on design," MICRO 2003.
22. W. Huang, M. Stan, K. Sankaranarayanan, R. Ribando, and K. Skadron, "Many-core design from a thermal perspective," DAC 2008.
23. W-L. Hung, Y. Xie, N. Vijaykrishnan, M. Kandemir, and M. J. Irwin, "Thermal-Aware Allocation and Scheduling for Systems-on-a-Chip Design," Proc. of DATE '05, pp. 898-899, Mar. 2005.
24. S. Kaxiras and M. Martonosi, "Computer Architecture T echniques for Power E fficiency," Synthesis Lectures on Computer Architecture.
25. E. Kursun and C. Y. Cher, "Temperature Variation Characterization and Thermal Management in Multicore Architectures," IEEE Micro, Jan./Feb. 2009.
26. J. Lee and H. Kim, "TAP: A TLP-aware cache management policy for a CPU-GPU heterogeneous architecture," HPCA 2012.
27. J. Lee, V. Sathish, M. Schulte, K. Compton, and N. Kim, "Improving throughput of power-constrained GPUs using dynamic voltage/frequency and core scaling," PACT 2011.
28. nd Generation Intel Core Processor Family: Intel Core i7, i5, and i3," Hot Chips 2011.
29. J. Li and J. Martinez, "Dynamic power-performance adaptation of parallel computation on chip multiprocessors," HPCA '06.
30. C. Luk, S. Hong, and H. Kim, "Qilin: Exploiting parallelism on heterogeneous multiprocessors with adaptive mapping," IEEE/ACM International Symposium on Microarchitecture (MICRO), 2009.
31. R. Mukherjee and S. O. Memik, "Physical aware frequency selection for dynamic thermal management in multi-core systems," Proceedings of the 2006 IEEE/ACM International Conference on Computer-aided Design (ICCAD '06), 547-552.
32. S. Murali, A. Mutapcic, D. Atienza, R. Gupta, S. P. Boyd, L. Benini, and D. Micheli, "Temperature control of high-performance multi-core platforms using convex optimization," DATE '08.
33. S. Nussabaum, "AMD Trinity APU," HotChips 2012.
34. M. D. Powell. M. Gomaa, and T. N. Vijaykumar, "Heat-and-run: leveraging SMT and CMP to manage power density through the operating system," ASPLOS '04.
35. A. Raghavan, Y. Luo, A. Chandawalla, M. Papaefthymiou, K. P. Pipe, T. F. Wenisch, and M. M. K. Martin, "Computational Sprinting," HPCA 2012.
36. E. Rotem, A. Naveh, D. Rajwan, A. Ananthakrishnan, and E. Weisman, "Power Management Architectures of the Intel Microarchitecture Code-Named Sandy Bridge," IEEE Micro, 2012.
37. K. Skadron, T. Abdelzaher, and M. R. Stan, "Control-theoretic techniques and thermal-RC modeling for accurate and localized dynamic thermal management," HPCA '02.
38. K. Skadron, M. R. Stan, W. Huang, S. Veluswamy, K. Sankaranrayan, and D. Tarjan, "Temperature-aware microarchitecture," International Symposium on Computer Architecture (ISCA '03).
39. K. Skadron, "Hybrid architectural dynamic thermal management," DATE '04.
40. The Standard Performance Evaluation Corporation (SPEC). Web resource, http://www.spec.org
41. C. Sun, L. Shang, and R. P. Dick, "Three-dimensional multiprocessor system-on-chip thermal optimization," Proceedings of International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS '07), pp. 117-122.
42. Viewdle, http://viewdle.com/products/desktop/index.html
43. H. W ang, V. Sathish, R. Singh, M. Schulte, and N. Kim, "Workload and power budget partitioning for single chip heterogeneous processors," PACT 2012.
44. Windows Power Management Overview, http://www.microsoft.com/en-us/ download/details.aspx?id=23878
45. J. A. Winter and D. Albonesi, "Addressing thermal non-uniformity in SMT workloads," ACM Transactions on Architecture and Code Optimization (TACO), Vol. 5, No. 1, May 2008.
46. F. Zanini, D. Atienza, and G. D. Micheli, "A control theory approach for thermal balancing of MPSoC," Proceedings of the 2009 Asia and South Pacific Design Automation Conference (ASP-DAC '09), 37-42.
47. http://www.amd.com/us/products/notebook/apu/ultrathin/pages/ultrathin. aspx#3, AMD A8 4555M