Temperature control of high-performance multi-core platforms using convex optimization

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2008, Pages 110-115

  Murali, Srinivasan ^a   Mutapcic, Almir ^b   Atienza, David ^a,d   Gupta, Rajesh ^c   Boyd, Stephen ^b   Benini, Luca ^e   De Micheli, Giovanni ^a  

^a EPFL   (Switzerland)

^b Stanford University   (United States)

^c UNIVERSITY OF CALIFORNIA   (United States)

^d UNIVERSIDAD COMPLUTENSE DE MADRID   (Spain)

^e UNIVERSITY OF BOLOGNA   (Italy)

Author keywords

Dynamic frequency scaling; Static and dynamic optimization; Temperature control; Thermal aware design

Indexed keywords

BENCHMARKING; CHLORINE COMPOUNDS; INDUSTRIAL ENGINEERING; OPTIMIZATION; TEMPERATURE CONTROL; TESTING;

APPLICATION PERFORMANCE; CIRCUIT OPERATIONS; CONVEX OPTIMIZATION; DYNAMIC FREQUENCY SCALING; HOT-SPOTS; IN-CHIP; LIFE-TIME; MAXIMUM TEMPERATURE; MULTI CORES; POWER CONSUMPTION; STATIC AND DYNAMIC OPTIMIZATION; TECHNOLOGY ADVANCES; TEMPERATURE CONTROLLING; TEMPERATURE GRADIENTS; THERMAL-AWARE DESIGN;

MICROPROCESSOR CHIPS;

EID: 49749114831     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2008.4484671     Document Type: Conference Paper

References (27)

1. D. Pham, et al, "Design and Implementation of a First-Generation Cell Processor", Proc. IEEE ISSCC, 2005.
2. P. Kongetira, K. Aingaran, and K. Olukotun, "Niagara: A 32-way multithreaded SPARC processor", IEEE Micro, March-April 2005.
3. J. Donald, and M. Martonosi, "Techniques for multi-core thermal management: Classification and new exploration", Proc. of ISCA, 2006.
4. Tilera Corporation, "Tilera's 64-core architecture", www.tilera.com/products/processors.php, 2007.
5. S. Borkar, "Design challenges of technology scaling", IEEE Micro, July-Aug 1999.
6. O. Semenov et al., "Impact of self-heating effect on long-term reliability and performance degradation in CMOS circuits", IEEE Transactions on Devices and Materials, March 2006.
7. C J. Hughes, J. Srinivasan, and S. V. Adve, "Saving energy with architectural and frequency adaptations for multimedia applications, Proc MICRO, 2001.
8. Y. Xie, and W.-L. Hung, "Temperature-Aware Task Allocation and Scheduling for Embedded MPSoC Design", Kluwer J. VLSI Signal Process. Syst., 2006.
9. F. Bellosa, A. Weissel, M. Waitz, and S. Kellner. "Event-driven energy accounting for dynamic thermal management", Proc. of COLP, 2003.
10. P. Chaparro, J. Gonzalez, G. Magklis, Q. Cai, and A. Gonzalez. "Understanding the thermal implications of multi-core architectures". IEEE TPDS, 2007.
11. R. Mukherjee, and S. O. Memik, "Physical aware frequency selection for dynamic thermal management in multi-core systems", Proc. of ICCAD, 2006.
12. J. Li and J. Martinez, "Power-performance implications of thread-level parallelism in chip multiprocessors", Proc. ISPASS, 2005.
13. T.-Y. Wang and C.-P. Chen, "3-d thermal-adi: A linear-time chip level transient thermal simulator," IEEE TCAD, December 2002.
14. J. Deeney, "Thermal modeling and measurement of large high power silicon devices with asymmetric power distribution," Proc. of the International Symposium on Microelectronics, 2002.
15. B. Goplen and S. Sapatnekar, "Efficient thermal placement of standard cells in 3d ics using a force directed approach", Proc. ICCAD 2003.
16. Y. Zhan and S. Sapatnekar, "Fast computation of the temperature distribution in vlsi chips using the discrete cosine transform and table look-up", ASPDAC 2005.
17. K. Skadron et al., "Temperature-aware microarchitecture: Modeling and implementation", TACO, 2004.
18. H. Su, et al. "Full chip leakage estimation considering power supply and temperature variations", Proc. of ISLPED, 2003.
19. G. Paci, et al, "Exploring temperature-aware design in low-power MPSoCs", Proc. of DATE, 2006.
20. J. Srinivasan and S. V. Adve, "Predictive dynamic thermal management for multimedia applications", ICS03, June 2003.
21. D. Brooks and M. Martonosi, "Dynamic thermal management for high-performance microprocessors," HPCA, 2001.
22. W. Hung et al., "Thermal-aware allocation and scheduling for systems-on-chip", DATE, 2005.
23. S. Murali, et al., "Mapping and configuration methods for multi-use-case networks on chips", Proc. of ASP-DAC, 2006.
24. S. Murali et al., "Temperature-aware processor frequency assignment for MPSoCs using convex optimization", Proc. CODES-ISSS, pp 111-116, 2007.
25. S. Boyd and L. Vandenberghe. Convex Optimization. Cambridge University Press, 2004.
26. A. K. Coskun, T. Simunic Rosing, and K. Whisnant, "Temperature Aware Task Scheduling in MPSoCs", Proc. of DATE, 2007.
27. M. Grant, S. Boyd, and Y. Ye. CVX: Matlab software for disciplined convex programming, version 1.0 beta 3. Available at www.stanford.edu/∼boyd/cvx/.