Many-core design from a thermal perspective

Proceedings - Design Automation Conference

Volumn , Issue , 2008, Pages 746-749

  Huang, Wei ^a   Stan, Mircea R ^b   Sankaranarayanan, Karthik ^a   Ribando, Robert J ^b   Skadron, Kevin ^a  

^a UNIVERSITY OF VIRGINIA   (United States)

^b University of Virginia   (United States)

Author keywords

Many core design; Performance; Temperature; Thermal design power

Indexed keywords

LOW-PASS FILTERING; MANY-CORE DESIGN; PERFORMANCE; TEMPERATURE; THERMAL DESIGN POWER;

COMPUTER AIDED DESIGN; COOLING; DIGITAL INTEGRATED CIRCUITS; INDUSTRIAL ENGINEERING; INTEGRATED CIRCUITS; SIGNAL FILTERING AND PREDICTION;

DESIGN;

EID: 51549099638     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DAC.2008.4555918     Document Type: Conference Paper

References (16)

1. The International Technology Roadmap for Semiconductors (ITRS), 2005.
2. K. Sankaranarayanan et al. A Case for Thermal-Aware Floorplanning at the Microarchitectural Level. The Journal of ILP, vol. 7, October 2005.
3. W. Huang et al. An Improved HotSpot Block-Based Thermal Model with Granularity considerations. WDDD Workshop, in conjunction with ISCA, June 2007.
4. K. Etessam-Yazdani et al. Impact of Power Granularity on Chip Thermal Modeling. ITHERM, June 2006.
5. P. Kongctira et al. NIAGARA: A 32-Way Multithreaded SPARC Processor. IEEE Micro, 25(2):21-29, March-April 2005.
6. M. Monchiero et al. Design Space Exploration for Multicore Architectures: A power/performance/thermal view. ICS, June 2006.
7. J. Donald et al. Techniques for Multicore Thermal Management: Classification and New Exploration. ISCA, June 2006.
8. Y. Li et al. CMP Design Space Exploration Subject to Physical Constraints. HPCA, 2006.
9. Y. Han et al. Temperature-aware floorplanning. TACS Workshop in conj. with ISCA, 2005.
10. K. Skadron et al. Temperature-aware Microarchitecture: Modeling and Implementation. ACM TACO, 1(1):94-125, March 2004.
11. J. Clabes et al. Design and Implementation of the Power5 Microprocessor. ISSCC, Febuary 2004.
12. N. Sakran et al. The Implementation of the 65nm Dual-Core 64b Merom Processor. ISSCC, Febuary 2007.
13. S. Rusu et al. Itanium 2 Processor 6M: Higher Frequency and Larger L3 Cache. IEEE Micro, 24(2):10-18, March-April 2004.
14. R. Kumar et al. Heterogeneous Chip Multiprocessors. IEEE Computer, 38(11):32-38, May 2005.
15. Y. Li et al. Performance, Energy, and Thermal Considerations for SMT and CMP architectures. HPCA, February 2005.
16. W. Huang et al. Many-Core Design from a Thermal Perspective: Extended Analysis and Results. Technical Report CS-2008-05, University of Virginia, Computer Science Department, April 2008.