Improving throughput of power-constrained GPUs using dynamic voltage/frequency and core scaling

Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT

Volumn , Issue , 2011, Pages 111-120

  Lee, Jungseob ^a   Sathisha, Vijay ^a   Schulte, Michael ^b   Compton, Katherine ^a   Kim, Nam Sung ^a  

^a Wisconsin Electric Machines and Power Electronics Consortium   (United States)

^b ADVANCED MICRO DEVICES   (United States)

Author keywords

Dynamic voltage, frequency, and core scaling; GPU; Power constraint; Throughput

Indexed keywords

DYNAMIC VOLTAGE; GPU; GRAPHIC PROCESSING UNITS; INTEGRATED CORE; OFF-CHIP MEMORIES; ON-CHIP INTERCONNECTS; PARALLEL APPLICATION; POWER CONSTRAINTS; RUNTIMES;

IMAGE CODING; PARALLEL ARCHITECTURES; PROGRAM PROCESSORS;

THROUGHPUT;

EID: 84863037228     PISSN: 1089795X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/PACT.2011.17     Document Type: Conference Paper

References (21)

1. "Era of Tera," http://www.intel.com/pressroom/archive/releases/ 2007/20070204comp.htm
2. "GeForce 8800 & NVIDIA CUDA: a new architecture for computing on the GPU," www.gpgpu.org.
3. L. Seiler et al., "Larrabee: A Many-Core x86 Architecture for Visual Computing," ACM Trans. Graph., vol. 27, no, 3, pp. 1-15, 2008.
4. E. Lindholm et al., "NVIDIA Tesla: A Unified Graphics and Computing Architecture," in Proc. IEEE Micro, vol. 28, no. 2, pp. 39-55, 2008. (Pubitemid 351796170)
5. Y. Yang et al., "A GPGPU Compiler for Memory Optimization and Parallel Management," in Proc. ACM Programming Language Design and Implementation (PLDI), pp. 86-97, 2010.
6. "Tuning GPGPU Applications for Performance," http://developer.amd.com/gpu-assets/AMD-Tuning- GPGPU-Applications.pdf.
7. M. Silberstein et al., "Efficient Computation of Sum- Products on GPUs through Software-Managed Cache," in Proc. ACM Int. Conf. on Super Computing (ICS), pp. 309-318, 2008.
8. A. Bakhoda et al., "Analyzing CUDA applications using a Detailed GPU Simulator," in Proc. IEEE Int. Symp. on Performance Analysis of Systems and Software (ISPASS), pp. 163-174, 2009.
9. "NVIDIA's next generation CUDA compute architecture: Fermi," http://www.nvidia.com.
10. W. Zhao and Y. Cao, "New Generation of Predictive Technology Model for Sub-45nm Early Design Exploration," IEEE Trans. on Electron Devices, vol. 53, no. 11, pp. 2816-2823, 2006. (Pubitemid 44680679)
11. K. Aygun et al. "Power Delivery for High-Performance Microprocessor," Intel Technology Journal, vol. 9, no. 4, pp. 273-283, 2005.
12. J. Lee and N. Kim, "Throughput Analysis and Optimization of Power- and Thermal-Constrained Multicore Processors," in Proc. of IEEE Design Automation Conf. (DAC), pp. 47-50, 2009.
13. D. Culler, J. Singh, and A. Gupta, "Parallel Computer Architecture - A Hardware/Software Approach," Morgan Kaufmann (1st Ed.), 1999.
14. A. Bakhoda, J. Kim, and T. Aamodt, "Throughput- Effective On-Chip Networks for Manycore Accelerators," in Proc. IEEE Int. Symp. on Microarchitecture (MICRO), pp. 421-432, 2010.
15. http://ercbench.ece.wisc.edu/index.php
16. S. Che et al., "Rodinia: A Benchmark Suite for Heterogeneous Computing," in Proc. IEEE Int. Symp. on application Characterization (IISWC), p.44-54, 2009.
17. J. Lee and N. Kim, "Optimizing Total Power of Many- Core Processors Considering Voltage Scaling Limit and Process Variations," in Proc. ACM/IEEE Int. Sym. on Low-Power Electronics and Design (ISLPED), pp. 201- 206, 2009.
18. A. Kahng et al., "ORION 2.0: A Fast and Accurate NoC Power and Area Model for Early-Stage Design Space Exploration," in Proc. IEEE Conf. on Design Automation and Test in Europe (DATE), pp. 423-428, 2009.
19. W. Kim et al., "System Level Analysis of Fast, Per-Core DVFS using On-Chip Switching Regulators," in Proc. IEEE Int. Symp. on High-Perf. Comp. Arch. (HPCA), pp. 77- 87, 2008.
20. J. Li and J. Martinez, "Dynamic Power-Performance Adaptation of Parallel Computation on Chip Multiprocessors," in Proc. IEEE Int. Symp. on High-Perf. Comp. Arch. (HPCA), pp. 77- 87, 2006. (Pubitemid 44418379)
21. A. Iyer and D. Marculescu. "Power Aware Microarchitecture Resource Scaling," in Proc. Conf. on Design, Automation and Test in Europe (DATE), pp. 190-196, 2001.