EnergySmart: Toward energy-efficient manycores for Near-Threshold Computing

Proceedings - International Symposium on High-Performance Computer Architecture

Volumn , Issue , 2013, Pages 542-553

  Karpuzcu, Ulya R ^a   Sinkar, Abhishek ^a   Kim, Nam Sung ^a   Torrellas, Josep ^b  

^a UNIVERSITY OF ILLINOIS AT URBANA CHAMPAIGN   (United States)

^b UNIVERSITY OF WISCONSIN MADISON   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ASSIGNMENT STRATEGIES; ENERGY EFFICIENT; FINE GRAINS; HIGH SENSITIVITY; MULTIPLE FREQUENCY; NEAR THRESHOLDS; NEAR-THRESHOLD COMPUTING; SHORT-INTERVAL;

COMPUTER ARCHITECTURE; SUPERCOMPUTERS;

SENSITIVITY ANALYSIS;

EID: 84880303483     PISSN: 15300897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/HPCA.2013.6522348     Document Type: Conference Paper

References (37)

1. http://www.intel.com/Assets/en-US/PDF/designguide/321736.pdf.
2. J. Abella et al., "High-Performance Low-Vcc In-Order Core," in Intl. Symposium on High Performance Computer Architecture, January 2010.
3. K. Bernstein et al., "High-Performance CMOS Variability in the 65-nm Regime and Beyond," in IBM Journal of Research and Development, July/September 2006.
4. S. Borkar et al., "Parameter Variations and Impact on Circuits and Microarchitecture," in Design Automation Conference, 2003.
5. K. Bowman et al., "Energy-Efficient and Metastability-Immune Resilient Circuits for Dynamic Variation Tolerance," Journal of Solid-State Circuits, January 2009.
6. R. H. Byrd et al., "A Limited Memory Algorithm for Bound Constrained Optimization," SIAM Journal of Scientific Computing, 1995.
7. L. Chang et al., "Practical Strategies for Power-Efficient Computing Technologies," Proceedings of the IEEE, February 2010.
8. L. Chang et al., "A Fully-Integrated Switched-Capacitor 2:1 Voltage Converter with Regulation Capability and 90% Efficiency at 2.3A/mm2," in Symposium on VLSI Circuits, June 2010.
9. Y. Cheng and C. Hu, MOSFET Modeling and Bsim3 User's Guide. Kluwer Academic Publishers, 1999.
10. R. Dennard et al., "Design of Ion-Implanted MOSFETs with Very Small Physical Dimensions," in Journal of Solid-State Circuits, October 1974.
11. S. Dighe et al., "Within-Die Variation-Aware Dynamic-Voltage- Frequency-ScalingWith Optimal Core Allocation and Thread Hopping for the 80-Core TeraFLOPS Processor," Journal of Solid-State Circuits, January 2011.
12. R. R. Dobkin and R. Ginosar, "Two-phase Synchronization with Subcycle Latency," Integration, the VLSI Journal, June 2009.
13. R. G. Dreslinski et al., "Near-Threshold Computing: Reclaiming Moore's Law Through Energy Efficient Integrated Circuits," Proceedings of the IEEE, February 2010.
14. M. Eisele et al., "The Impact of Intra-die Device Parameter Variations on Path Delays and on the Design for Yield of Low Voltage Digital Circuits," IEEE Transactions on VLSI Systems, December 1997.
15. H. A. Ghasemi et al., "Cost-Effective Power Delivery for Supporting Per-Core Voltage Domains for Power-Constrained Processors," in Design Automation Conference, June 2012.
16. M. Horowitz et al., "Scaling, Power, and the Future of CMOS," in Intl. Electron Devices Meeting, December 2005.
17. N. James et al., "Comparison of Split-Versus Connected-Core Supplies in the POWER6 Microprocessor," in Intl. Solid-State Circuits Conference, February 2007.
18. U. R. Karpuzcu et al., "VARIUS-NTV: A Microarchitectural Model to Capture the Increased Sensitivity of Manycores to Process Variations at Near-Threshold Voltages," in Intl. Conference on Dependable Systems and Networks, June 2012.
19. W. Kim et al., "System Level Analysis of Fast, Per-core DVFS Using On-chip Switching Regulators," in Intl. Symposium on High Performance Computer Architecture, February 2008.
20. W. Kim et al., "A Fully-integrated 3-Level DC/DC Converter for Nanosecondscale DVS with Fast Shunt Regulation," in Intl. Solid-State Circuits Conference, February 2011.
21. J. Lee and N. S. Kim, "Optimizing Total Power of Many-core Processors Considering Voltage Scaling Limit and Process Variations," in Intl. Symposium on Low Power Electronics and Design, March 2009.
22. S. Li et al., "McPAT: An Integrated Power, Area, and Timing Modeling Framework for Multicore and Manycore Architectures," in Intl. Symposium on Microarchitecture, December 2009.
23. D. Markovic et al., "Ultralow-Power Design in Near-Threshold Region," Proceedings of the IEEE, February 2010.
24. T. Miller et al., "Booster: Reactive Core Acceleration for Mitigating the Effects of Process Variation and Application Imbalance in Lowvoltage Chips," in Intl. Symposium on High Performance Computer Architecture, February 2012.
25. S. Mukhopadhyay et al., "Modeling of Failure Probability and Statistical Design of SRAM Array for Yield Enhancement in Nanoscaled CMOS," Transactions on Computer-Aided Design of Integrated Circuits and Systems, December 2005.
26. C. H. Papadimitriou and K. Steiglitz, Combinatorial Optimization: Algorithms and Complexity. Prentice-Hall, 1982.
27. J. Park et al., "Accurate Modeling and Calculation of Delay and Energy Overheads of Dynamic Voltage Scaling in Modern High-Performance Microprocessors," Symposium on Low-Power Electronics and Design, August 2010.
28. K. Rangan et al., "Achieving Uniform Performance and Maximizing Throughput in the Presence of Heterogeneity," in Intl. Symposium on High Performance Computer Architecture, February 2011.
29. J. Renau et al., "SESC Simulator," January 2005, http://sesc.sourceforge.net.
30. E. Rotem et al., "Multiple Clock and Voltage Domains for Chip Multiprocessors," in Intl. Symposium on Microarchitecture, December 2009.
31. S. Sarangi et al., "VARIUS: A Model of Process Variation and Resulting Timing Errors forMicroarchitects," Transactions on Semiconductor Manufacturing, February 2008.
32. J. L. Shin et al., "A 40 nm 16-Core 128-Thread SPARC SoC Processor," Journal of Solid-State Circuits, vol. 46, no. 1, 2011.
33. A. Srivastava et al., Statistical Analysis and Optimization for VLSI: Timing and Power. Springer, 2005.
34. R. Teodorescu and J. Torrellas, "Variation-Aware Application Scheduling and Power Management for Chip Multiprocessors," in Intl. Symposium on Computer Architecture, June 2008.
35. The R Project for Statistical Computing:, http://www.r-project.org/.
36. J. A. Winter et al., "Scalable Thread Scheduling and Global Power Management for Heterogeneous Many-core Architectures," in Intl. Conference on Parallel Architectures and Compilation Techniques, September 2010.
37. G. Yan et al., "AgileRegulator: A Hybrid Voltage Regulator Scheme Redeeming Dark Silicon for Power Efficiency in a Multicore Architecture," in Intl. Symposium on High Performance Computer Architecture, February 2012.