-
1
-
-
80052528714
-
Dark silicon and the end of multicore scaling
-
H. Esmaeilzadeh, E. Blem, R. S. Amant, K. Sankaralingam, and D. Burger, "Dark silicon and the end of multicore scaling,"in ISCA'11, pp. 365-376, 2011.
-
(2011)
ISCA'11
, pp. 365-376
-
-
Esmaeilzadeh, H.1
Blem, E.2
Amant, R.S.3
Sankaralingam, K.4
Burger, D.5
-
2
-
-
77952123736
-
A 48-core ia-32 message-passing processor with dvfs in 45nm cmos
-
J. Howard, S. Dighe, Y. Hoskote, S. Vangal, D. Finan, G. Ruhl, D. Jenkins, and H. Wilson, "A 48-core ia-32 message-passing processor with dvfs in 45nm cmos," in ISSCC'10, pp. 108-109, 2010.
-
(2010)
ISSCC'10
, pp. 108-109
-
-
Howard, J.1
Dighe, S.2
Hoskote, Y.3
Vangal, S.4
Finan, D.5
Ruhl, G.6
Jenkins, D.7
Wilson, H.8
-
3
-
-
28244444057
-
Long-term workload phases: Duration predictions and applications to dvfs
-
C. Isci, A. Buyuktosunoglu, and M. Martonosi, "Long-term workload phases: duration predictions and applications to dvfs," Micro, IEEE, vol. 25, no. 5, pp. 39-51, 2005.
-
(2005)
Micro, IEEE
, vol.25
, Issue.5
, pp. 39-51
-
-
Isci, C.1
Buyuktosunoglu, A.2
Martonosi, M.3
-
4
-
-
79955691967
-
Fine-grained dvfs using on-chip regulators
-
S. Eyerman and L. Eeckhout, "Fine-grained dvfs using on-chip regulators," ACM TACO, vol. 8, no. 1, pp. 1-24, 2011.
-
(2011)
ACM TACO
, vol.8
, Issue.1
, pp. 1-24
-
-
Eyerman, S.1
Eeckhout, L.2
-
5
-
-
79955717091
-
A fully-integrated 3-level dc/dc converter for nanosecond-scale dvs with fast shunt regulation
-
W. Kim, D. M. Brooks, and G.-Y. Wei, "A fully-integrated 3-level dc/dc converter for nanosecond-scale dvs with fast shunt regulation," in ISSCC, pp. 9-10, 2011.
-
(2011)
ISSCC
, pp. 9-10
-
-
Kim, W.1
Brooks, D.M.2
Wei, G.-Y.3
-
6
-
-
0036565316
-
An efficient digital sliding controller for adaptive power-supply regulation
-
J. Kim and M. Horowitz, "An efficient digital sliding controller for adaptive power-supply regulation," JSSC, vol. 37, no. 5, pp. 639-647, 2002.
-
(2002)
JSSC
, vol.37
, Issue.5
, pp. 639-647
-
-
Kim, J.1
Horowitz, M.2
-
7
-
-
79961040286
-
Toward dark silicon in servers
-
N. Hardavellas, M. Ferdman, B. Falsafi, and A. Ailamaki, "Toward dark silicon in servers," IEEE Micro, vol. Jul./Aug., pp. 6-15, 2011.
-
(2011)
IEEE Micro
, vol.JUL.-AUG.
, pp. 6-15
-
-
Hardavellas, N.1
Ferdman, M.2
Falsafi, B.3
Ailamaki, A.4
-
8
-
-
10444238444
-
Fair cache sharing and partitioning in a chip multiprocessor architecture
-
S. Kim, D. Chandra, and Y. Solihin, "Fair cache sharing and partitioning in a chip multiprocessor architecture," in PACT'04, pp. 111-122, 2004.
-
(2004)
PACT'04
, pp. 111-122
-
-
Kim, S.1
Chandra, D.2
Solihin, Y.3
-
9
-
-
33845903561
-
Cooperative caching for chip multiprocessors
-
J. Chang and G. S. Sohi, "Cooperative caching for chip multiprocessors,"in ISCA'06, pp. 264-276, 2006.
-
(2006)
ISCA'06
, pp. 264-276
-
-
Chang, J.1
Sohi, G.S.2
-
10
-
-
52649119398
-
Parallelism-aware batch scheduling: Enhancing both performance and fairness of shared dram systems
-
O. Mutlu and T. Moscibroda, "Parallelism-aware batch scheduling: Enhancing both performance and fairness of shared dram systems," in ISCA'08, 2008.
-
(2008)
ISCA'08
-
-
Mutlu, O.1
Moscibroda, T.2
-
11
-
-
77949693607
-
Fairness via source throttling: A configurable and high-performance fairness substrate for multi-core memory systems
-
E. Ebrahimi, C. J. Lee, O. Mutlu, and Y. N. Patt, "Fairness via source throttling: a configurable and high-performance fairness substrate for multi-core memory systems," in ASPLOS' 10, pp. 335-346, 2010.
-
(2010)
ASPLOS' 10
, pp. 335-346
-
-
Ebrahimi, E.1
Lee, C.J.2
Mutlu, O.3
Patt, Y.N.4
-
12
-
-
77952248898
-
Addressing shared resource contention in multicore processors via scheduling
-
S. Zhuravlev, S. Blagodurov, and A. Fedorova, "Addressing shared resource contention in multicore processors via scheduling," in ASPLOS'10, pp. 129-142, 2010.
-
(2010)
ASPLOS'10
, pp. 129-142
-
-
Zhuravlev, S.1
Blagodurov, S.2
Fedorova, A.3
-
13
-
-
34648840463
-
Full on-chip cmos low-dropout voltage regulator
-
R. J. Milliken, J. Silva-Martinez, and E. Sanchez-Sinencio, "Full on-chip cmos low-dropout voltage regulator," Trans. on Circuits and Systems-I, vol. 54, no. 9, pp. 1879-1890, 2007.
-
(2007)
Trans. on Circuits and Systems-I
, vol.54
, Issue.9
, pp. 1879-1890
-
-
Milliken, R.J.1
Silva-Martinez, J.2
Sanchez-Sinencio, E.3
-
15
-
-
0003802343
-
-
Chapman & Hall, 1 ed.
-
L. Breiman, J. Friedman, C. J. Stone, and R. A. Olshen, Classification and Regression Trees. Chapman & Hall, 1 ed., 1984.
-
(1984)
Classification and Regression Trees
-
-
Breiman, L.1
Friedman, J.2
Stone, C.J.3
Olshen, R.A.4
-
16
-
-
70450245578
-
Thread criticality predictors for dynamic performance, power, and resource management in chip multiprocessors
-
A. Bhattacharjee and M. Martonosi, "Thread criticality predictors for dynamic performance, power, and resource management in chip multiprocessors," in ISCA'09, 2009.
-
(2009)
ISCA'09
-
-
Bhattacharjee, A.1
Martonosi, M.2
-
17
-
-
0033719421
-
Wattch: A framework for architectural-level power analysis and optimizations
-
D. Brooks, V. Tiwari, and M. Martonosi, "Wattch: a framework for architectural-level power analysis and optimizations,"in ISCA'00, vol. 28, pp. 83-94, 2000.
-
(2000)
ISCA'00
, vol.28
, pp. 83-94
-
-
Brooks, D.1
Tiwari, V.2
Martonosi, M.3
-
18
-
-
0003465202
-
-
tech. rep., Computer Sciences Department, University of Wisconsin-Madison
-
D. Burger and T. Austin, "The simplescalar tool set, version 2.0," tech. rep., Computer Sciences Department, University of Wisconsin-Madison, 1997.
-
(1997)
The Simplescalar Tool Set, Version 2.0
-
-
Burger, D.1
Austin, T.2
-
19
-
-
78149262502
-
On mitigating memory bandwidth contention through bandwidth-aware scheduling
-
D. Xu, C. Wu, and P.-C. Yew, "On mitigating memory bandwidth contention through bandwidth-aware scheduling," in PACT'10, pp. 237-248, 2010.
-
(2010)
PACT'10
, pp. 237-248
-
-
Xu, D.1
Wu, C.2
Yew, P.-C.3
-
20
-
-
57749178620
-
System level analysis of fast, per-core dvfs using on-chip switching regulators
-
W. Kim, M. S. Gupta, G.-Y. Wei, and D. Brooks, "System level analysis of fast, per-core dvfs using on-chip switching regulators," in HPCA'08, pp. 123-134, 2008.
-
(2008)
HPCA'08
, pp. 123-134
-
-
Kim, W.1
Gupta, M.S.2
Wei, G.-Y.3
Brooks, D.4
-
21
-
-
33748879741
-
Dynamic power-performance adaptation of parallel computation on chip multiprocessors
-
J. Li and J. F. Martínez, "Dynamic power-performance adaptation of parallel computation on chip multiprocessors," in HPCA'06, pp. 77-87, 2006.
-
(2006)
HPCA'06
, pp. 77-87
-
-
Li, J.1
Martínez, J.F.2
-
22
-
-
70349285149
-
A 45nm 8-core enterprise xeon processor
-
S. Rusu, S. Tam, H. Muljono, J. Stinson, D. Ayers, J. Chang, R. Varada, M. Ratta, and S. Kottapalli, "A 45nm 8-core enterprise xeon processor," in ISSCC'09, 2009.
-
(2009)
ISSCC'09
-
-
Rusu, S.1
Tam, S.2
Muljono, H.3
Stinson, J.4
Ayers, D.5
Chang, J.6
Varada, R.7
Ratta, M.8
Kottapalli, S.9
-
23
-
-
28444433830
-
Bounds on power savings using runtime dynamic voltage scaling: An exact algorithm and a linear-time heuristic approximation
-
F. Xie, M. Martonosi, and S. Malik, "Bounds on power savings using runtime dynamic voltage scaling: an exact algorithm and a linear-time heuristic approximation," in ISLPED'05, pp. 287-292, 2005.
-
(2005)
ISLPED'05
, pp. 287-292
-
-
Xie, F.1
Martonosi, M.2
Malik, S.3
-
24
-
-
36949025660
-
Dynamic voltage frequency scaling for multi-tasking systems using online learning
-
G. Dhiman and T. S. Rosing, "Dynamic voltage frequency scaling for multi-tasking systems using online learning," in ISLPED'07, 2007.
-
(2007)
ISLPED'07
-
-
Dhiman, G.1
Rosing, T.S.2
-
25
-
-
33845437061
-
Automatically characterizing large scale program behavior
-
T. Sherwood, E. Perelman, G. Hamerly, and B. Calder, "Automatically characterizing large scale program behavior," in ASPLOS'02, pp. 45-57, 2002.
-
(2002)
ASPLOS'02
, pp. 45-57
-
-
Sherwood, T.1
Perelman, E.2
Hamerly, G.3
Calder, B.4
-
26
-
-
33845904113
-
Techniques for multicore thermal management: Classification and new exploration
-
J. Donald and M. Martonosi, "Techniques for multicore thermal management: Classification and new exploration," in ISCA'06, pp. 78-88, 2006.
-
(2006)
ISCA'06
, pp. 78-88
-
-
Donald, J.1
Martonosi, M.2
-
27
-
-
63549102138
-
Multi-optimization power management for chip multiprocessors
-
K. Meng, R. Joseph, R. P. Dick, and L. Shang, "Multi-optimization power management for chip multiprocessors,"in PACT'08, pp. 177-186, 2008.
-
(2008)
PACT'08
, pp. 177-186
-
-
Meng, K.1
Joseph, R.2
Dick, R.P.3
Shang, L.4
-
28
-
-
34548271550
-
Performance implications of single thread migration on a chip multi-core
-
T. Constantinou, Y. Sazeides, P. Michaud, D. Fetis, and A. Seznec, "Performance implications of single thread migration on a chip multi-core," ACM SIGARCH Computer Architecture News, vol. 33, no. 4, pp. 80-91, 2005.
-
(2005)
ACM SIGARCH Computer Architecture News
, vol.33
, Issue.4
, pp. 80-91
-
-
Constantinou, T.1
Sazeides, Y.2
Michaud, P.3
Fetis, D.4
Seznec, A.5
-
29
-
-
77954975382
-
Leveraging the corelevel complementary effects of pvt variations to reduce timing emergencies in multi-core processors
-
G. Yan, X. Liang, Y. Han, and X. Li, "Leveraging the corelevel complementary effects of pvt variations to reduce timing emergencies in multi-core processors," in ISCA'10, pp. 485-296, 2010.
-
(2010)
ISCA'10
, pp. 485-1296
-
-
Yan, G.1
Liang, X.2
Han, Y.3
Li, X.4
-
30
-
-
70350070335
-
A study of thread migration in temperature-constrained multicores
-
P. Michaud, A. Seznec, D. Fetis, Y. Sazeides, and T. Constantinou, "A study of thread migration in temperature-constrained multicores," TACO, vol. 4, no. 2, pp. 1-28, 2007.
-
(2007)
TACO
, vol.4
, Issue.2
, pp. 1-28
-
-
Michaud, P.1
Seznec, A.2
Fetis, D.3
Sazeides, Y.4
Constantinou, T.5
-
31
-
-
70450253535
-
Thread motion: Fine-grained power management for multi-core systems
-
K. K. Rangan, G. Y. Wei, and D.Brooks, "Thread motion: Fine-grained power management for multi-core systems," in ISCA'09, pp. 302-313, 2009.
-
(2009)
ISCA'09
, pp. 302-313
-
-
Rangan, K.K.1
Wei, G.Y.2
Brooks, D.3
-
32
-
-
36949023020
-
Live, runtime phase monitoring and prediction on real systems with application to dynamic power management
-
C. Isci, G. Contreras, and M. Martonosi, "Live, runtime phase monitoring and prediction on real systems with application to dynamic power management," in Micro'06, 2006.
-
(2006)
Micro'06
-
-
Isci, C.1
Contreras, G.2
Martonosi, M.3
-
33
-
-
76749142049
-
Multiple clock and voltage domains for chip multi processors
-
E. Rotem, R. Ginosar, A. Mendelson, and U. Weiser, "Multiple clock and voltage domains for chip multi processors," in Micro'09, pp. 459-468, 2009.
-
(2009)
Micro'09
, pp. 459-468
-
-
Rotem, E.1
Ginosar, R.2
Mendelson, A.3
Weiser, U.4
-
34
-
-
2342508313
-
The thrifty barrier: Energy-aware synchronization in shared-memory multiprocessors
-
J. Li, J. F.Martínez, and M. C. Huang, "The thrifty barrier: Energy-aware synchronization in shared-memory multiprocessors,"in HPCA'05, 2005.
-
(2005)
HPCA'05
-
-
Li, J.1
Martínez, J.F.2
Huang, M.C.3
-
35
-
-
36949001469
-
An analysis of efficient multi-core global power management policies: Maximizing performance for a given power budget
-
C. Isci, A. Buyuktosunoglu, C.-Y. Cher, P. Bose, and M. Martonosi, "An analysis of efficient multi-core global power management policies: Maximizing performance for a given power budget," in Micro'06, pp. 347-358, 2006.
-
(2006)
Micro'06
, pp. 347-358
-
-
Isci, C.1
Buyuktosunoglu, A.2
Cher, C.-Y.3
Bose, P.4
Martonosi, M.5
-
36
-
-
75449089335
-
Power management of datacenter workloads using per-core power gating
-
J. Leverich, M. Monchiero, V. Talwar, P. Ranganathan, and C. Kozyrakis, "Power management of datacenter workloads using per-core power gating," IEEE Computer Architecture Letters, vol. 8, no. 2, pp. 48-51, 2009.
-
(2009)
IEEE Computer Architecture Letters
, vol.8
, Issue.2
, pp. 48-51
-
-
Leverich, J.1
Monchiero, M.2
Talwar, V.3
Ranganathan, P.4
Kozyrakis, C.5
-
37
-
-
80052544783
-
Scalable power control for many-core architectures running multi-threaded applications
-
K. Ma, X. Li, M. Chen, and X.Wang, "Scalable power control for many-core architectures running multi-threaded applications,"in ISCA'11, 2011.
-
(2011)
ISCA'11
-
-
Ma, K.1
Li, X.2
Chen, M.3
Wang, X.4
-
38
-
-
49049114570
-
Improving fairness, throughput and energy-efficiency on a chip multiprocessor through dvfs
-
M. Kondo, H. Sasaki, and H. Nakamura, "Improving fairness, throughput and energy-efficiency on a chip multiprocessor through dvfs," SIGARCH Comput. Archit. News, vol. 35, no. 1, pp. 31-38, 2007.
-
(2007)
SIGARCH Comput. Archit. News
, vol.35
, Issue.1
, pp. 31-38
-
-
Kondo, M.1
Sasaki, H.2
Nakamura, H.3
|