Guest editorial for the special issue on ultra-low-voltage VLSI circuits and systems for green computing

IEEE Transactions on Circuits and Systems II: Express Briefs

Volumn 59, Issue 12, 2012, Pages 849-852

  Alioto, Massimo ^a,b  

^a UNIVERSITY OF MICHIGAN   (United States)

^b UNIVERSITY OF SIENA   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER CIRCUITS; TIMING CIRCUITS; VLSI CIRCUITS;

CIRCUITS AND SYSTEMS; ULTRA-LOW-VOLTAGE;

GREEN COMPUTING;

EID: 84873447254     PISSN: 15497747     EISSN: 15583791     Source Type: Journal    
DOI: 10.1109/TCSII.2012.2231011     Document Type: Review

References (27)

1. M. Alioto, "Ultra-low power VLSI circuit design demystified and explained: A tutorial," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 59, no. 1, pp. 3-29, Jan. 2012.
2. R. G. Dreslinski, M.Wieckowski, D. Blaauw, D. Sylvester, and T. Mudge, "Near-threshold computing: Reclaiming Moore's law through energy efficient integrated circuits," Proc. IEEE, vol. 98, no. 2, pp. 253-266, Feb. 2010.
3. A. P. Chandrakasan, D. C. Daly, D. F. Finchelstein, J. Kwong, Y. K. Ramadass, M. E. Sinangil, V. Sze, and N. Verma, "Technologies for ultradynamic voltage scaling," Proc. IEEE, vol. 98, no. 2, pp. 191-214, Feb. 2010.
4. J. Rabaey, "The swarm at the edge of the cloud - A new perspective on wireless," in VLSI Symp. Tech. Dig., Honolulu, HI, Jun. 2011, pp. 6-8.
5. S. Borkar, "Truths and myths of embedded computing," in Proc. 48th DAC, San Diego, CA, Jun. 2011.
6. B. Zimmer, S. O. Toh, H. Vo, Y. Lee, O. Thomas, K. Asanovic, and B. Nikolic, "SRAM assist techniques for operation in a wide voltage range in 28 nm CMOS," IEEE Trans. Circuits Syst. II, vol. 59, no. 12, pp. 853- 857, Dec. 2012.
7. M. Zhang, V. Stojanovic, and P. Ampadu, "Reliable ultra-low voltage cache design for many-core systems," IEEE Trans. Circuits Syst. II, vol. 59, no. 12, pp. 858-862, Dec. 2012.
8. C.-Y. Lu, M.-H. Tu, H.-I. Yang, Y.-P. Wu, H.-S. Huang, Y.-J. Lin, K.-D. Lee, Y.-S. Kao, C.-T. Chuang, S.-J. Jou, and W. Hwang, "A 0.33 V, 500 kHz, 3.94 μW 40 nm 72 Kb 9 T subthreshold SRAM with ripple bit-line structure and negative bit-line write-assist," IEEE Trans. Circuits Syst. II, vol. 59, no. 12, Dec. 2012.
9. A. T. Do, Q. N. Truc, and T. T. Kim, "Sensing margin enhancement techniques for ultra-low voltage SRAMs utilizing bitline boosting current and equalized bitline leakage," IEEE Trans. Circuits Syst. II, vol. 59, no. 12, pp. 868-872, Dec. 2012.
10. A. Teman, A. Mordakhay, J. Mezhibovsky, and A. Fish, "A 40 nm subthreshold 5 T SRAM bit cell with improved read and write stability," IEEE Trans. Circuits Syst. II, vol. 59, no. 12, pp. 873-877, Dec. 2012.
11. M.-L. Fan, V. P.-H. Hu, Y.-N. Chen, P. Su, and C.-T. Chuang, "Variability analysis of sense amplifier for FinFET subthreshold SRAM applications," IEEE Trans. Circuits Syst. II, vol. 59, no. 12, pp. 878-882, Dec. 2012.
12. N. Gong, S. Jiang, A. Challapalli, S. Fernandes, and R. Sridhar, "Ultra-low voltage split-data aware embedded SRAM for mobile video applications," IEEE Trans. Circuits Syst. II, vol. 59, no. 12, pp. 883-887, Dec. 2012.
13. K.-H. Cheng, J.-C. Liu, and H.-Y. Huang, "A 0.6-V 800-MHz all-digital phase-locked loop with a digital supply regulator," IEEE Trans. Circuits Syst. II, vol. 59, no. 12, pp. 888-892, Dec. 2012.
14. K. Chae and S. Mukhopadhyay, "All-digital adaptive clocking to tolerate transient supply noise in low voltage operation," IEEE Trans. Circuits Syst. II, vol. 59, no. 12, pp. 893-897, Dec. 2012.
15. N. Reynders and W. Dehaene, "Variation-resilient building blocks for ultra-low-energy sub-threshold design," IEEE Trans. Circuits Syst. II, vol. 59, no. 12, pp. 898-902, Dec. 2012.
16. A. Tajalli and Y. Leblebici, "Wide-range dynamic power management in low-voltage low-power subthreshold SCL," IEEE Trans. Circuits Syst. II, vol. 59, no. 12, pp. 903-907, Dec. 2012.
17. P.-Y. Chang, T.-J. Lin, J.-S. Wang, and Y.-H. Yu, "A 4 R/2 W register file design for UDVS microprocessors in 65 nm CMOS," IEEE Trans. Circuits Syst. II, vol. 59, no. 12, pp. 908-912, Dec. 2012.
18. C. Winstead and J. Neves Rodrigues, "Ultra-low-power error correction circuits - Technology scaling and sub-VT operation," IEEE Trans. Circuits Syst. II, vol. 59, no. 12, pp. 913-917, Dec. 2012.
19. R. Takahashi, H. Takata, T. Yasufuku, H. Fuketa, M. Takamiya, M. Nomura, H. Shinohara, and T. Sakurai, "Large within-die gate delay variations in sub-threshold logic circuits at low temperature," IEEE Trans. Circuits Syst. II, vol. 59, no. 12, pp. 918-921, Dec. 2012.
20. M. Lanuzza, P. Corsonello, and S. Perri, "Low-power level shifter for multi supply voltage designs," IEEE Trans. Circuits Syst. II, vol. 59, no. 12, pp. 922-926, Dec. 2012.
21. M. Reza Kakoee, I. Loi, and L. Benini, "Variation-tolerant architecture for ultra low power shared-L1 processor clusters," IEEE Trans. Circuits Syst. II, vol. 59, no. 12, pp. 927-931, Dec. 2012.
22. C. Galup-Montoro, M. C. Schneider, and M. B. Machado, "Ultra-lowvoltage operation of CMOS analog circuits: Amplifiers, oscillators, and rectifiers," IEEE Trans. Circuits Syst. II, vol. 59, no. 12, pp. 932-936, Dec. 2012.
23. A. Klinefelter, Y. Zhang, B. Otis, and B. H. Calhoun, "A programmable 34 nW/channel sub-threshold signal band power extractor on a body sensor node SoC," IEEE Trans. Circuits Syst. II, vol. 59, no. 12, pp. 937- 941, Dec. 2012.
24. P. J. Grossmann, M. E. Leeser, and M. Onabajo, "Minimum energy analysis and experimental verification of a latch-based subthreshold FPGA," IEEE Trans. Circuits Syst. II, vol. 59, no. 12, pp. 942-946, Dec. 2012.
25. D. Bol, C. Hocquet, and F. Regazzoni, "A fast ULV logic synthesis flow in many-Vt CMOS processes for minimum energy under timing constraints," IEEE Trans. Circuits Syst. II, vol. 59, no. 12, pp. 947-951, Dec. 2012.
26. D. Jeon, M. Seok, Z. Zhang, D. Blaauw, and D. Sylvester, "A design methodology for voltage overscaled ultra-low power systems," IEEE Trans. Circuits Syst. II, vol. 59, no. 12, pp. 952-956, Dec. 2012.
27. H. Esmaeilzadeh, E. Blemz, R. S. Amant, K. Sankaralingamz, and D. Burger, "Dark silicon and the end of multicore scaling," in Proc. ISCA, San José, CA, Jun. 2011, pp. 365-376.