Ultra-low-power error correction circuits: Technology scaling and Sub-VT Operation

IEEE Transactions on Circuits and Systems II: Express Briefs

Volumn 59, Issue 12, 2012, Pages 913-917

  Winstead, Chris ^a   Rodrigues, Joachim Neves ^b  

^a Utah State University   (United States)

^b LUND UNIVERSITY   (Sweden)

Author keywords

Analog decoders; biomedical implants; error correction codes (ECC); sub threshold; ultra low voltage

Indexed keywords

DECODING; ENERGY HARVESTING; IMPLANTS (SURGICAL); LOW POWER ELECTRONICS; THRESHOLD VOLTAGE; TIMING CIRCUITS;

ANALOG DECODERS; BIOMEDICAL IMPLANTS; ERROR CORRECTION CODES; SUBTHRESHOLD; ULTRA-LOW-VOLTAGE;

ERROR CORRECTION;

EID: 84873410214     PISSN: 15497747     EISSN: 15583791     Source Type: Journal    
DOI: 10.1109/TCSII.2012.2231040     Document Type: Article

References (30)

1. S.-W. Yen, S.-Y. Hung, C.-L. Chen, H.-C. Chang, S.-J. Jou, and C.-Y. Lee, "A 5.79-Gb/s energy-efficient multirate LDPC codec chip for IEEE 802.15.3c applications," IEEE J. Solid-State Circuits, vol. 47, no. 9, pp. 2246-2257, Sep. 2012.
2. Z. Zhang, V. Anantharam, M. J.Wainwright, and B. Nikolic, "An efficient 10GBASE-T ethernet LDPC decoder design with low error floors," IEEE J. Solid-State Circuits, vol. 45, no. 4, pp. 843-855, Apr. 2010.
3. T.Mohsenin, D. N. Truong, and B.M. Baas, "A low-complexity messagepassing algorithm for reduced routing congestion in LDPC decoders," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 57, no. 5, pp. 1048-1061, May 2010.
4. K. He, J. Sha, L. Li, and Z. Wang, "Low power decoder design for QCLDPC codes," in Proc. IEEE Int. Symp. Circuits Syst., Jun. 2, 2010, pp. 3937-3940.
5. A. Darabiha, A. Chan Carusone, and F. Kschischang, "Power reduction techniques for LDPC decoders," IEEE J. Solid-State Circuits, vol. 43, no. 8, pp. 1835-1845, Aug. 2008.
6. M. Mansour and N. Shanbhag, "A 640-Mb/s 2048-bit programmable LDPC decoder chip," IEEE J. Solid-State Circuits, vol. 41, no. 3, pp. 684- 698, Mar. 2006.
7. A. Blanksby and C. Howland, "A 690-mW 1-Gb/s 1024-b, rate-1/2 lowdensity parity-check code decoder," IEEE J. Solid-State Circuits, vol. 37, no. 3, pp. 404-412, Mar. 2002.
8. C.-Y. Lin, C.-C. Wong, and H.-C. Chang, "A multiple code-rate Turbo decoder based on reciprocal dual trellis architecture," in Proc. IEEE Int. Symp. Circuits Syst., 30 May-Jun. 2, 2010, pp. 1496-1499.
9. W.-T. Lee, S.-H. Lin, C.-C. Tsai, T.-Y. Lee, and Y.-S. Hwang, "A new low-ower turbo decoder using HDA-DHDD stopping iteration," in Proc. IEEE Int. Symp. Circuits Syst., May 2005, pp. 1040-1043.
10. P. Ciao, G. Colavolpe, and L. Fanucci, "A parallel VLSI architecture for 1-Gb/s, 2048-b, rate-1/2 Turbo Gallager code decoder," in Proc. Euromicro Symp. Digital Syst. Des., Sep. 2004, pp. 174-181.
11. Y. Luo, C. Winstead, and P. Chiang, "125Mbps ultra-wideband system evaluation for cortical implant devices," in Proc. IEEE Eng. Med. Biol. Conf., 2012, pp. 779-782.
12. C. Winstead and Y. Luo, "Error correction circuits for bio-implantable electronics," in Proc. IEEE Midwest Symp. Circuits Syst., 2012, pp. 158-161.
13. H. Sjöland, J. B. Anderson, C. Bryant, R. Chandra, O. Edfors, A. J. Johansson, N. S. Mazloum, R. Meraji, P. Nilsson, D. Radjen, J. N. Rodrigues, S. M Y. Sherazi, and V. Owall, "A receiver architecture for devices in wireless body area networks," IEEE J. Emerging Sel. Topics Circuits Syst., vol. 2, no. 1, pp. 82-95, Mar. 2012.
14. M. Moerz, T. Gabara, R. Yan, and J. Hagenauer, "An analog 0.25-μm biCMOS tailbiting MAP decoder," in Proc. IEEE Int. Solid-State Circuits Conf., 2000, pp. 356-357.
15. A. Demosthenous and J. Taylor, "A 100-Mb/s 2.8-V CMOS current-mode analog Viterbi decoder," IEEE J. Solid-State Circuits, vol. 37, no. 7, pp. 904-910, Jul. 2002.
16. D. Vogrig, A. Gerosa, A. Neviani, A. Gi. Amat, G. Montorsi, and S. Benedetto, "A 0.35-μm CMOS analog Turbo decoder for the 40-bit rate 1/3 UMTS channel code," IEEE J. Solid-State Circuits, vol. 40, no. 3, pp. 753-762, Mar. 2005.
17. S. Hemati, A. Banihashemi, and C. Plett, "A 0.18- CMOS analog minsum iterative decoder for a (32,8) low-density parity-check (LDPC) code," IEEE J. Solid-State Circuits, vol. 41, no. 11, pp. 2531-2540, Nov. 2006.
18. C. Winstead, N. Nguyen, V. C. Gaudet, and C. Schlegel, "Low-voltage CMOS circuits for analog iterative decoders," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 53, no. 4, pp. 829-841, Apr. 2006.
19. R. Meraji, J. B. Anderson, H. Sjoland, and V. Owall, "An analog (7,5) convolutional decoder in 65-nm CMOS for low power wireless applications," in Proc. IEEE Int. Symp. Circuits Syst., May 2011, pp. 2881-2884.
20. C. Berrou, A. Glavieux, and P. Thitimajshima, "Near Shannon limit errorcorrecting coding and decoding: Turbo-codes. 1," in Proc. IEEE Int. Conf. Commun., May 1993, vol. 2, pp. 1064-1070.
21. R. G. Gallager, "Low-density parity-check codes," IRE Trans. Inf. Theory, vol. 8, no. 1, pp. 21-28, Jan. 1962.
22. D. MacKay and R. Neal, "Near Shannon limit performance of low density parity check codes," Electron. Lett., vol. 33, no. 6, pp. 457-458,Mar. 1997.
23. C. Berrou and A. Glavieux, "Near optimum error correcting coding and decoding: Turbo-codes," IEEE Trans. Commun., vol. 44, no. 10, pp. 1261-1271, Oct. 1996.
24. H. A. Loeliger, F. Lustenberger, M. Helfenstein, and F. Tarkoy, "Probability propagation and decoding in analog VLSI," IEEE Trans. Inf. Theory, vol. 47, no. 2, pp. 837-843, Feb. 2001.
25. T. Seese, H. Arasaki, G. M. Saidel, and C. R. Davies, "Characterization of tissue morphology, angiogenesis, and temperature in the adaptive response of muscle tissue to chronic heating," Lab Invest., vol. 78, no. 12, pp. 1553-1562, Dec. 1998.
26. R. H. Dennard, J. Cai, and A. Kumar, "A perspective on today's scaling challenges and possible future directions," Solid State Electron., vol. 51, no. 4, pp. 518-525, Apr. 2007.
27. B. Murmann, ADC Performance Survey 1997-2012. [Online]. Available: http://www.stanford.edu/murmann/adcsurvey.html
28. Y. Sun, J. Cavallaro, and T. Ly, "Scalable and low power LDPC decoder design using high level algorithmic synthesis," in Proc. IEEE Int. SOCC, Sep. 2009, pp. 267-270.
29. A. Cevrero, Y. Leblebici, P. Ienne, and A. Burg, "A 5.35 mm2 10GBASE-t Ethernet LDPC decoder chip in 90 nm CMOS," in Proc. IEEE Solid State Circuits Conf., Nov. 2010, pp. 1-4.
30. O. C. Akgun, J. N. Rodrigues, Y. Leblebici, and V. Owall, "High-level energy estimation in the sub-VT domain: Simulation and measurement of a cardiac event detector," IEEE Trans. Biomed. Circuits Syst., vol. 6, no. 1, pp. 15-27, Feb. 2012.