Ultra-low voltage split-data-aware embedded SRAM for mobile video applications

IEEE Transactions on Circuits and Systems II: Express Briefs

Volumn 59, Issue 12, 2012, Pages 883-887

  Gong, Na ^a   Jiang, Shixiong ^a   Challapalli, Anoosha ^a   Fernandes, Sherwin ^a   Sridhar, Ramalingam ^a  

^a UNIVERSITY AT BUFFALO   (United States)

Author keywords

Embedded; MPEG 4; Negative bias temperature instability (NBTI); Process variation; Static random access memory (SRAM); Ultra low voltage

Indexed keywords

INTEGRATED CIRCUIT DESIGN; LOGIC DESIGN; MOTION PICTURE EXPERTS GROUP STANDARDS; NEGATIVE BIAS TEMPERATURE INSTABILITY;

EMBEDDED; MPEG-4; PROCESS VARIATION; STATIC RANDOM ACCESS MEMORY; ULTRA-LOW-VOLTAGE;

STATIC RANDOM ACCESS STORAGE;

EID: 84873479663     PISSN: 15497747     EISSN: 15583791     Source Type: Journal    
DOI: 10.1109/TCSII.2012.2231018     Document Type: Article

References (11)

1. M. Alioto, "Ultra-Low power VLSI circuit design demystified and explained: A tutorial," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 59, no. 1, pp. 3-29, Jan. 2012.
2. I. J. Chang, D. Mohapatra, and K. Roy, "A priority-based 6 T/8 T hybrid SRAM architecture for aggressive voltage scaling in video applications," IEEE Trans. Circuits Syst. Video Technol., vol. 21, no. 2, pp. 101-112, Feb. 2011.
3. J. Kwon, I. J. Chang, I. Lee, H. Park, and J. Park, "Heterogeneous SRAM cell sizing for low-power H.264 applications," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 59, no. 10, pp. 2275-2284, Oct. 2012.
4. J. S. Wang, P.-Y. Chang, T.-S. Tang, J.-W. Chen, and J.-I. Guo, "Design of subthreshold SRAMs for energy-efficient quality-scalable video applications," IEEE Trans. Emerging Sel. Topics Circuits Syst., vol. 1, no. 2, pp. 183-192, Jun. 2011.
5. N. Gong, S. Jiang, A. Challapalli, M. Panesar, and R. Sridhar, "Variationand- aging aware low power embedded SRAM for multimedia applications," in Proc. IEEE SoCC, Sep. 2012, pp. 21-26.
6. PTM Model. [Online]. Available: http://www.eas.asu.edu/~ptm
7. M. Qazi, M. E. Sinangil, and A. P. Chandrakasan, "Challenges and directions for low-voltage SRAM," IEEE Des. Test Comput., vol. 28, no. 1, pp. 32-43, Jan./Feb. 2011.
8. H. Noguchi, Y. Iguchi, H. Fujiwara, Y. Morita, K. Nii, H. Kawaguchi, and M. Yoshimoto, "A 10 T non-precharge two-port SRAM for 74% power reduction in video processing," in VLSI Symp. Tech. Dig., Mar. 2007, pp. 107-112. (Pubitemid 350147986)
9. Y.-W. Chiu, Y.-Y. Lin, M.-H. Tu, S.-J. Jou, and C.-T. Chuang, "8 T singleended sub-threshold SRAM with crosspoint data-aware write operation," in Proc. IEEE ISLPED, Aug. 2011, pp. 169-174.
10. T. Xanthopoulos and A. P. Chandrakasan, "A low-power DCT core using adaptive bitwidth and arithmetic activity exploiting signal correlations and quantization," IEEE J. Solid-State Circuits, vol. 35, no. 5, pp. 740-750, May 2000.
11. MOSIS Deep Design Rules. [Online]. Available: http://www.mosis.com/