RISE: Improving the streaming processors reliability against soft errors in GPGPUs

Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT

Volumn , Issue , 2012, Pages 191-200

  Tan, Jingweijia ^a   Fu, Xin ^a  

^a University of Kansas   (United States)

Author keywords

GPGPU; Reliability; Soft errors; Streaming multiprocessors

Indexed keywords

COMPUTING POWER; DETECTION TECHNIQUE; FAULT COVERAGES; GENERAL-PURPOSE COMPUTING; GPGPU; GRAPHIC PROCESSING UNITS; HOT SPOT; IDLE TIME; NUMBER OF THREADS; PARALLEL APPLICATION; PERFORMANCE DEGRADATION; PERFORMANCE LOSS; PIPELINE STALL; SINGLE CHIPS; SOFT ERROR;

PARALLEL ARCHITECTURES; PROGRAM PROCESSORS; REDUNDANCY; RELIABILITY;

PIPELINE PROCESSING SYSTEMS;

EID: 84867547570     PISSN: 1089795X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/2370816.2370846     Document Type: Conference Paper

References (35)

1. NVIDIA. CUDA Programming Guide Version 3.0., Nvidia Corporation, 2010.
2. Advanced Micro Devices, Inc. AMD Brook+. http://ati.amd.com/technology/ streamcomputing/AMD-Brookplus.pdf.
3. Khronos. Opencl - the open standard for parallel programming of heterogeneous systems. http://www.khronos.org/opencl/.
4. Parboil Benchmark suite. URL: http://impact.crhc.illinois.edu/parboil. php.
5. N. Wang and S. Patel, ReStore: Symptom Based Soft Error Detection in Microprocessors, In Proceedings of DSN, 2005.
6. C. Weaver, J. Emer, S. Mukherjee, and S. Reinhardt, Techniques to reduce the soft error rate of a high-performance microprocessor, In Proceedings of ISCA, 2004.
7. N. Maruyama, A. Nukada, and S. Matsuoka, A High Performance Fault-Tolerant Software Framework for Memory on Commodity GPUs, In Proceedings of IPDPS, 2010.
8. K. Yim and R. Iyer. Hauberk: Lightweight silent data corruption error detectors for gpgpu. In Proceedings of the 17th Humantech Thesis Prize (Also in IPDPS 2011), 2011.
9. S.K. Reinhardt, and S.S. Mukherjee, Transient Fault Detection via Simultaneous Multithreading, In Proceedings of ISCA, 2000.
10. V. Narasiman, C. J. Lee, M. Shebanow, R. Miftakhutdinov, O. Mutlu, and Y. N. Patt. Improving GPU Performance via Large Warps and Two-Level Warp Scheduling. In Proceedings of MICRO, 2011.
11. ™, http://www.nvidia.com/content/PDF/fermi-white-papers/ NVIDIA-Fermi-Compute-Architecture-Whitepaper.pdf.
12. X Yang, et. al., TH-1: China's first petaflop supercomputer, Frontiers of Computer Science in China, 2010.
13. M. A. Gomaa and T. N. Vijaykumar, Opportunistic Transient-Fault Detection, In Proceedings of ISCA, 2005.
14. D. Kirk and W. W. Hwu. Programming Massively Parallel Processors: A Hands-on Approach. Elsevier Science, 2010.
15. W. W. L. Fung, I. Sham, G. Yuan, and T. M. Aamodt, Dynamic Warp Formation and Scheduling for Efficient GPU Control Flow, In Proceedings of MICRO, 2007.
16. W. W. L. Fung and T. Aamodt. Thread Block Compaction for Efficient SIMT Control Flow. In Proceedings of HPCA, 2011.
17. S. S. Mukherjee, C. Weaver, J. Emer, S. K. Reinhardt, and T. Austin, A Systematic Methodology to Compute the Architectural Vulnerability Factors for a High-Performance Microprocessor, In Proceedings of MICRO, 2003.
18. A. Bakhoda, G.L. Yuan, W. W. L. Fung, H. Wong, Tor M. Aamodt, Analyzing CUDA Workloads Using a Detailed GPU Simulator, In Proceedings of ISPASS, 2009.
19. S. S.Muchnick. Advanced Compiler Design and Implementation. Morgan Kaufmanns, 1997.
20. http://www.nvidia.com/object/cuda-sdks.html.
21. S. Che, M. Boyer, J. Meng, D. Tarjan, J. Sheaffer, S. Lee, and K. Skadron. Rodinia: A Benchmark Suite for Heterogeneous Computing, In Proceedings of IISWC, 2009.
22. N. B. Lakshminarayana, H. Kim, Effect of Instruction Fetch and Memory Scheduling on GPU Performance, Workshop on Language, Compiler, and Architecture Support for GPGPU, 2010.
23. A. Parashar, A. Sivasubramaniam, S. Curumurthi, SlicK: Slice-based Locality Exploitation for Efficient Redundant Multithreading, In Proceedings of ASPLOS, 2006.
24. S. Feng, S. Gupta, A. Ansari, and S. Mahlke, Shoestring: probabilistic soft error reliability on the cheap, In Proceedings of ASPLOS, 2010.
25. Y. Sun, S. Li, M. Zhang, C. Song, Exploiting Idle Resources for Reducing SER of Microprocessor Functional Units, In Proceedings of ICCET, 2010.
26. I. Haque and V. Pande. Hard Data on Soft Errors: A Large-Scale Assessment of Real-World Error Rates in GPGPU. In Proceedings of CCGrid, 2010.
27. G. Shi, J. Enos, M. Showerman, and V. Kindratenko. On Testing GPU Memory for Hard and Soft Errors. In Proceedings of SAAHPC, 2009.
28. J. Tan, N. Goswami, T. Li, and X. Fu, Analyzing Soft-Error Vulnerability on GPGPU Microarchitecture, In Proceedings of IISWC, 2011.
29. N. Maruyama, A. Nukada, and S. Matsuoka. Software-Based ECC for GPUs. In Proceedings of SAAHPC, 2009.
30. J. Sheaffer, D. Luebke, and K. Skadron, A Hardware Redundancy and Recovery Mechanism for Reliable Scientific Computation on Graphics Processors, In Proceedings of Graphics Hardware 2007.
31. M. Dimitrov, M. Mantor, and H. Zhou, Understanding Software Approaches for GPGPU Reliability, The 2nd workshop on General-Purpose Computation on Graphics Processing Units (GPGPU-2), 2009.
32. L. Solano-Quinde, B. Bode, and A. Somani, Coarse Grain Computation-Communication Overlap for Efficient Application-Level Checkpointing for GPUs, In Proceedings of International Conference on Electro/Information Technology (EIT), 2010.
33. R. Nathan, D. J. Sorin, Argus-G: A Low-Cost Error Detection Scheme for GPGPUs, Workshop on Resilient Architectures (WRA), 2010.
34. M. K. Qureshi, O. Mutlu, Y. N. Patt, Microarchitecture-Based Introspection: A Technique for Transient-Fault Tolerance in Microprocessors, In Proceedings of DSN, 2005.
35. S.S.Mukherjee, J. Emer, and S.K.Reinhardt, The Soft Error Problem: An Architectural Perspective, In Proceedings of HPCA, 2005.