Hauberk: Lightweight silent data corruption error detector for GPGPU

Proceedings - 25th IEEE International Parallel and Distributed Processing Symposium, IPDPS 2011

Volumn , Issue , 2011, Pages 287-300

  Yim, Keun Soo ^a   Pham, Cuong ^a   Saleheen, Mushfiq ^a   Kalbarczyk, Zbigniew ^a   Iyer, Ravishankar ^a  

^a University of Illinois at Urbana Champaign   (United States)

Author keywords

fault tolerance; GPGPU; silent data corruption

Indexed keywords

3D GRAPHICS; AVERAGE ERRORS; BENCHMARK PROGRAMS; DATA CORRUPTION; ERROR DETECTORS; ERROR PROPAGATION; ERROR RESILIENCY; FAULT INJECTION; GENERAL PURPOSE; GPGPU; GPU PROGRAMS; HIGH-PERFORMANCE COMPUTING; LOW COSTS; PERFORMANCE IMPACT; RECOVERABILITY; SOURCE CODES;

COMPUTER SOFTWARE SELECTION AND EVALUATION; CRIME; DISTRIBUTED PARAMETER NETWORKS; FAULT TOLERANCE; PROGRAM PROCESSORS; THREE DIMENSIONAL COMPUTER GRAPHICS;

ERROR DETECTION;

EID: 80053254113     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IPDPS.2011.36     Document Type: Conference Paper

References (27)

1. D.B. Kirk and W.W. Hwu, Programming Massively Parallel Processors: A Hands-on Approach, Morgan Kaufmann, 2010.
2. NVADIA CUDA, http://www.nvidia.com/object/cuda-home.html
3. AMD/ATI Brook+, http://sourceforge.net/projects/brookplus/
4. Parboil Benchmark, http://impact.crhc.illinois.edu/parboil.php
5. G. Shi, J. Enos, M. Showerman, and V. Kindratenko, "On Testing GPU Memory for Hard and Soft Errors," In Proceedings of the Symposium on Application Accelerators in High-Performance Computing (SAAHPC), 2009.
6. I. S. Haque and V. S. Pande, "Hard Data on Soft Errors: A Large- Scale Assessment of Real-World Error Rates in GPGPU," In Proceedings of the IEEE/ACM International Conference on Cluster, Cloud and Grid Computing, pp. 691-696, 2010.
7. NVIDIA Corporation, NVIDIA's Next Generation CUDA Compute Architecture: Fermi, White Paper v1.1, 2009.
8. S.-S. Yoon, B.-K. Kim, Y.-K. Kim, and B. Chung, "A fast GDDR5 read CRC calculation circuit with read DBI operation," In Proceedings of the IEEE Asian Solid-State Circuits Conference, pp. 249-252, 2008.
9. L. Borucki, G. Schindlbeck, and C. Slayman, "Comparison of Accelerated DRAM Soft Error Rates Measured at Component and System Level," In Proceeding of the International Reliability Physics Symposium, pp. 482-487, 2008.
10. C. Constantinescu, "Trends and challenges in VLSI circuit reliability," IEEE Micro, 23(4):14-19, 2003.
11. M. Dimitrov, M. Mantor, and H. Zhou, "Understanding Software Approaches for GPGPU Reliability," In Proceedings of Workshop on General Purpose Processing on Graphics Processing Units (GPGPU-2), pp. 94-104, 2009.
12. N.J. Wang, J. Quek, T.M. Rafacz, S.J. Patel, "Characterizing the effects of transient faults on a high-performance processor pipeline," In Proceedings of the IEEE International Conference on Dependable Systems and Networks (DSN), pp. 61-70, 2004.
13. K.S. Yim, Z. Kalbarczyk, and R.K. Iyer, "Measurement-based Analysis of Fault and Error Sensitivities of Dynamic Memory," In Proceedings of the IEEE International Conference on Dependable Systems and Networks (DSN), pp. 431-436, 2010.
14. W. Gu, Z. Kalbarczyk, R.K. Iyer, "Error sensitivity of the Linux kernel executing on PowerPC G4 and Pentium 4 processors," In Proceedings of the IEEE International Conference on Dependable Systems and Networks (DSN), pp. 887-896, 2004.
15. J.W. Sheaffer, D.P. Luebke, and K. Skadron, "A Hardware Redundancy and Recovery Mechanism for Reliable Scientific Computation on Graphics Processors," In Proceedings of the ACM SIGGRAPH Symposium on Graphics Hardware (GH), pp. 55-64, 2007.
16. G.A. Reis, J. Chang, N. Vachharajani, R. Rangan, and D.I. August, "SWIFT: Software Implemented Fault Tolerance," In Proceedings of the International Symposium on Code Generation and Optimization (CGO), pp. 243-254, 2005.
17. N. Oh, P.P. Shirvani, and E.J. McCluskey, "Error Detection by Duplicated Instructions in Super-Scalar Processors," IEEE Transactions on Reliability, 51(1):63-75, 2002. (Pubitemid 34630924)
18. M. Hiller, A. Jhumka, and N. Suri, "On the Placement of Software Mechanisms for Detection of Data Errors," In Proceedings of the IEEE International Conference on Dependable Systems and Networks (DSN), pp. 135-144, 2002.
19. K. Pattabiraman, Z. Kalbarczyk, and R.K. Iyer, "Automated Derivation of Application-aware Error Detectors using Static Analysis," In Proceedings of the International On-Line Testing Symposium (IOLTS), pp. 211-216, 2007.
20. S. Feng, S. Gupta, A. Ansari, and S. Mahlke, "Shoestring: probabilistic soft error reliability on the cheap," In Proceedings of the International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), pp. 385-396, 2010.
21. M.D. Ernst, J. Cockrell, W.G. Griswold, and D. Notkin, "Dynamically Discovering Likely Program Invariants to Support Program Evolution," IEEE Transactions on Software Engineering, 27(2):99-123, 2001. (Pubitemid 32254259)
22. S.K. Sahoo, M.-L. Li, P. Ramachandran, S. Adve, V. Adve, and Y. Zhou, "Using Likely Program Invariants to Detect Hardware Errors," In Proceedings of the IEEE International Conference on Dependable Systems and Networks (DSN), pp. 70-79, 2008.
23. K. Huang, J. Abraham, "Algorithm-Based Fault Tolerance for Matrix Operations," IEEE Transactions on Computers, C- 33(6):518-528, 1984.
24. N. Maruyama, A. Nukada, A., and S. Matsuoka, "A high-performance fault-tolerant software framework for memory on commodity GPUs," In Proceedings of the International Symposium on Parallel and Distributed Processing (IPDPS), pp. 1-12, 2010.
25. H. Takizawa, K. Sato, K. Komatsu, and H. Kobayashi, "CheCUDA: A Checkpoint/Restart Tool for CUDA Applications," In Proceedings of International Conference on Parallel and Distributed Computing, Applications, and Technologies (PDCAT), pp. 408-413, 2009.
26. J.W. Sheaffer, D.P. Luebke, and K. Skadron, "The Visual Vulnerability Spectrum: Characterizing Architectural Vulnerability for Graphics Hardware," In Proceedings of the ACM SIGGRAPH Symposium on Graphics Hardware (GH), pp. 9-16, 2006.
27. C. Dave, H. Bae, S.-J. Min, S. Lee, R. Eigenmann, and S. Midkiff, "Cetus: A Source-to-Source Compiler Infrastructure for Multicores," IEEE Computer, 42(12):36-42, 2009.